{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":177,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":177,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"d5d6be7e1ae4","filters":{"venue":"IEEE Journal of Solid-State Circuits"}},"results":[{"id":"W2062143991","doi":"10.1109/jssc.2005.864128","title":"Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey","year":2006,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Network Packet Processing and Optimization","field":"Computer Science","cited_by":1215,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Content-addressable memory; Computer science; Computer architecture; Electronic circuit; Computer hardware; Engineering; Electrical engineering; Artificial intelligence; Artificial neural network","retraction":null,"screen_n_in":null,"score":{"opus":0.03292805169399435,"gpt":0.2521090837053269,"spread":0.2191810320113325,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00130117,0.0002309162,0.0004303699,0.0002365735,0.0002213917,0.0004160151,0.0004239578,0.00009551971,0.000002586236],"category_scores_gemma":[0.0001220572,0.0002025872,0.00006259596,0.0003456539,0.0001395916,0.0005598946,0.00005691613,0.0003353748,0.000002156763],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004679466,"about_ca_system_score_gemma":0.0001965471,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00009691012,"about_ca_topic_score_gemma":0.00009660757,"domain_scores_codex":[0.9979017,0.0002484448,0.0006462261,0.000326199,0.0004647769,0.0004126852],"domain_scores_gemma":[0.9981786,0.0002965643,0.0005791622,0.0002216157,0.0005077933,0.0002162699],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"observational","study_design_scores_codex":[0.000352256,0.001049375,0.0555507,0.0007850027,0.0006700999,0.001080276,0.01488478,0.2270927,0.05449875,0.001143794,0.02896205,0.6139303],"study_design_scores_gemma":[0.04559523,0.004933647,0.5104418,0.004719443,0.0006452379,0.01551929,0.0007454111,0.2034686,0.09128629,0.1082138,0.00695301,0.00747827],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.785534,0.002366702,0.2091272,0.0001425675,0.002128842,0.000149949,0.00002011725,0.00005585259,0.0004748533],"genre_scores_gemma":[0.9976451,0.000237493,0.0007567733,0.0001436085,0.0008337768,0.000001811079,0.000002512486,0.00002206814,0.000356838],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.606452,"threshold_uncertainty_score":0.8261264,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2161380844","doi":"10.1109/jssc.2008.2007160","title":"A 65 nm Sub-$V_{t}$ Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":311,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Advanced Research Projects Agency; Defense Advanced Research Projects Agency; Intel Foundation","keywords":"Static random-access memory; Microcontroller; Electrical engineering; Computer science; Capacitor; Voltage; Chip; Standby power; Logic gate; Logic level; Electronic engineering; Embedded system; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.007864622934002629,"gpt":0.2033850752337864,"spread":0.1955204522997838,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003877869,0.0004730948,0.0008065296,0.0004142833,0.00009111164,0.0001420328,0.0003119392,0.0001737102,0.00002978751],"category_scores_gemma":[0.0000201394,0.0003621869,0.0001282755,0.0003655498,0.0001040853,0.0008072971,0.000007218382,0.0007677804,0.00004476458],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002135169,"about_ca_system_score_gemma":0.0001474213,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007379216,"about_ca_topic_score_gemma":0.00001081855,"domain_scores_codex":[0.9977649,0.00005460218,0.0008384759,0.0002442408,0.000441675,0.0006561311],"domain_scores_gemma":[0.9985693,0.00007645795,0.0002982275,0.0002591778,0.0004204292,0.0003763754],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002782294,0.0001270053,0.0008188725,0.0001145394,0.0005732598,0.0006665235,0.003873817,0.006020443,0.9518712,0.000006610403,0.007806996,0.02784246],"study_design_scores_gemma":[0.0230996,0.003318395,0.0183945,0.001748897,0.0005903309,0.005301719,0.0007348602,0.04782978,0.8876284,0.0006319464,0.008113962,0.002607634],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9711255,0.0008066552,0.0261225,0.0001717761,0.001086495,0.0003291551,0.00002772907,0.0001300129,0.0002001802],"genre_scores_gemma":[0.9984192,0.000380016,0.0002191221,0.0003184441,0.0004387615,0.000006421714,0.000002543544,0.00008092476,0.000134568],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.06424287,"threshold_uncertainty_score":0.999883,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2061746260","doi":"10.1109/jssc.2004.829373","title":"Amorphous silicon thin film transistor circuit integration for organic LED displays on glass and plastic","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Thin-Film Transistor Technologies","field":"Engineering","cited_by":249,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"AMOLED; Thin-film transistor; Active matrix; Materials science; Optoelectronics; Current mirror; Electronic circuit; OLED; Transistor; Threshold voltage; Active layer; Amorphous silicon; Electrical engineering; Voltage; Silicon; Layer (electronics); Engineering; Crystalline silicon; Nanotechnology","retraction":null,"screen_n_in":null,"score":{"opus":0.01467293782373649,"gpt":0.2216116341970916,"spread":0.2069386963733551,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002803966,0.0003626367,0.0005750013,0.0003932505,0.0001130263,0.00006624117,0.0003207976,0.0001879985,0.00001190026],"category_scores_gemma":[0.0002145647,0.0003374147,0.0001804006,0.0002306629,0.0001115748,0.0003775556,0.000005251169,0.0006284773,0.0000126021],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005318576,"about_ca_system_score_gemma":0.00009750795,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006060439,"about_ca_topic_score_gemma":0.0001421789,"domain_scores_codex":[0.9981957,0.00002441319,0.0007934871,0.0002389384,0.0003274137,0.000420054],"domain_scores_gemma":[0.9989524,0.0002665988,0.0002321383,0.0002254961,0.0001633762,0.0001599765],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00009496425,0.0001116001,0.00004063994,0.0002734647,0.0002157948,0.0001131096,0.003229164,0.1961199,0.7934706,0.0003121865,0.0005562286,0.005462328],"study_design_scores_gemma":[0.008683044,0.002005275,0.005854337,0.001304588,0.0004659748,0.0008640402,0.0009072337,0.01099515,0.9570366,0.009597085,0.0009964944,0.001290207],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8563229,0.0004988819,0.1405879,0.0001299743,0.001709734,0.0002987945,0.000107446,0.0002822477,0.00006210012],"genre_scores_gemma":[0.9991815,0.00027817,0.0001812379,0.00005298312,0.000153574,0.00001481072,0.000004722477,0.0001014136,0.00003160677],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1851247,"threshold_uncertainty_score":0.9999078,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2894696827","doi":"10.1109/jssc.2018.2869150","title":"An Always-On 3.8 <inline-formula> <tex-math notation=\"LaTeX\">$\\mu$ </tex-math> </inline-formula>J/86% CIFAR-10 Mixed-Signal Binary CNN Processor With All Memory on Chip in 28-nm CMOS","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":187,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Vlaamse regering; Canadian Institute for Advanced Research","keywords":"Convolutional neural network; Artificial neural network; Computer science; Algorithm; Floating point; Binary number; Static random-access memory; Parallel computing; Computer hardware; Mathematics; Arithmetic; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.02286084870627041,"gpt":0.2692493579965922,"spread":0.2463885092903218,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.001692865,0.001556719,0.001768917,0.001317589,0.0005853883,0.0002565086,0.001374614,0.0005251806,0.00008377489],"category_scores_gemma":[0.0002025006,0.001356599,0.0004520173,0.001357186,0.0003039469,0.002379228,0.00009931654,0.002015212,0.0003219345],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006974645,"about_ca_system_score_gemma":0.0004561015,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003469896,"about_ca_topic_score_gemma":0.00008649869,"domain_scores_codex":[0.9917824,0.0002620811,0.002862197,0.001166293,0.001867592,0.002059496],"domain_scores_gemma":[0.9948502,0.000518848,0.001531258,0.0009692537,0.001112276,0.001018201],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001234653,0.0009014452,0.00009356982,0.0007100216,0.0004031956,0.00166766,0.003481743,0.5092745,0.453994,0.0003634065,0.0009957767,0.02687996],"study_design_scores_gemma":[0.01482406,0.01249884,0.005458145,0.00599398,0.0005427768,0.003243984,0.000403235,0.4585116,0.4790355,0.002351635,0.01213688,0.004999399],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9885347,0.0006622897,0.005974899,0.0001811294,0.001833349,0.001022107,0.0001410354,0.0004881757,0.001162298],"genre_scores_gemma":[0.9946027,0.0004589313,0.001150353,0.0005931733,0.002156826,0.00004075752,0.00007469151,0.000426529,0.0004960359],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.05076299,"threshold_uncertainty_score":0.9997181,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2045087601","doi":"10.1109/jssc.2004.835834","title":"A capacitance-compensation technique for improved linearity in CMOS class-AB power amplifiers","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advanced Power Amplifier Design","field":"Engineering","cited_by":182,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"University of California, San Diego","keywords":"Amplifier; Intermodulation; Linearity; PMOS logic; CMOS; NMOS logic; Electrical engineering; Electronic engineering; Parasitic capacitance; Capacitance; Transistor; Capacitor; Adjacent channel; Materials science; Engineering; Physics; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.02002787001072961,"gpt":0.2655989740288056,"spread":0.2455711040180759,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006268212,0.0003014656,0.0005290844,0.0003773484,0.00006000226,0.00004632781,0.0003054752,0.0001881567,0.000008475009],"category_scores_gemma":[0.000119928,0.0003191587,0.0001821943,0.0003508875,0.00006997481,0.000623782,0.000006274746,0.0006968523,0.00000778711],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007935821,"about_ca_system_score_gemma":0.0001788465,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000008617822,"about_ca_topic_score_gemma":0.00003268451,"domain_scores_codex":[0.998004,0.00003458307,0.0009520048,0.0002186984,0.0002386495,0.0005521133],"domain_scores_gemma":[0.9987603,0.0001314376,0.0003093632,0.0002601385,0.0003396599,0.0001990587],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00006488094,0.00007975794,0.00005751734,0.00009793395,0.00007442658,0.00004815917,0.001269162,0.2141885,0.7818486,0.0001993308,0.0004984556,0.001573275],"study_design_scores_gemma":[0.00768662,0.0008033337,0.001314066,0.000775451,0.00007339031,0.0005980018,0.000370878,0.003819949,0.9170151,0.06098191,0.005294406,0.00126688],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07501046,0.0001912223,0.9222745,0.00008822321,0.001219845,0.0008039839,0.00007579073,0.00009192945,0.0002440142],"genre_scores_gemma":[0.9912885,0.000119214,0.008080955,0.0001451229,0.0001792891,0.00005801181,0.000003642286,0.00009278917,0.00003242767],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9162781,"threshold_uncertainty_score":0.999926,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2078732484","doi":"10.1109/jssc.2003.818139","title":"A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories","year":2003,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Network Packet Processing and Optimization","field":"Computer Science","cited_by":172,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Word (group theory); Power (physics); Scheme (mathematics); Computer science; Line (geometry); Computer hardware; Arithmetic; Content-addressable memory; Reduction (mathematics); Process (computing); Real-time computing; Artificial intelligence; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.04117684806867808,"gpt":0.2821037555095107,"spread":0.2409269074408326,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001561917,0.0001873369,0.0003627033,0.0002740931,0.0001241257,0.0001982956,0.000357126,0.00009670531,0.000003140353],"category_scores_gemma":[0.0001599608,0.0001753887,0.0000907451,0.0004197697,0.00004068083,0.0009146801,0.00001762679,0.0002456924,0.000002701868],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001479581,"about_ca_system_score_gemma":0.0002778852,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000005198167,"about_ca_topic_score_gemma":0.00001597273,"domain_scores_codex":[0.998089,0.00013087,0.0007851841,0.000246112,0.0003658331,0.0003829587],"domain_scores_gemma":[0.9980384,0.0001253028,0.0006534767,0.0002365466,0.0008264733,0.000119784],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001996443,0.0009265181,0.0008401469,0.0005640606,0.0002587164,0.0005316039,0.01459668,0.5051273,0.4247602,0.004351969,0.004278316,0.04356484],"study_design_scores_gemma":[0.003438923,0.0005382466,0.0001351152,0.001172047,0.00004491529,0.001341847,0.0006263761,0.04154316,0.9170645,0.03234753,0.001047784,0.0006995329],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02736407,0.0003132903,0.9703587,0.0003452466,0.0009616623,0.0003201398,0.000003733658,0.00003675767,0.0002964402],"genre_scores_gemma":[0.9609286,0.0001188672,0.03822379,0.000231348,0.00009128077,0.000008419943,0.000001365975,0.00002568128,0.0003706607],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9335645,"threshold_uncertainty_score":0.7152145,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1977891801","doi":"10.1109/jssc.2005.857370","title":"A monotonic digitally controlled delay element","year":2005,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":163,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Monotonic function; Element (criminal law); CMOS; Set (abstract data type); Computer science; Process (computing); Control theory (sociology); Power (physics); Voltage; Electronic engineering; Mathematics; Engineering; Electrical engineering; Physics; Mathematical analysis; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.01215730696003597,"gpt":0.2315748373131412,"spread":0.2194175303531052,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006584922,0.000332222,0.0007903016,0.0003059742,0.00007713032,0.00009520893,0.0003835904,0.000103441,0.00009007073],"category_scores_gemma":[0.00004151352,0.0002936759,0.0004037061,0.0001879395,0.00004683223,0.0005722599,0.000009380459,0.0004631507,0.0001591991],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003164287,"about_ca_system_score_gemma":0.0001556988,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001626938,"about_ca_topic_score_gemma":0.0000124102,"domain_scores_codex":[0.9974378,0.00006190618,0.001203798,0.0001695023,0.0005200694,0.0006068988],"domain_scores_gemma":[0.9986575,0.0001378604,0.0003368788,0.00021273,0.0002986681,0.0003563145],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001966126,0.0003096053,0.0001724685,0.00009226815,0.001815266,0.0007882891,0.001664702,0.765349,0.08266813,0.0007668929,0.0211554,0.1250214],"study_design_scores_gemma":[0.1428689,0.007674633,0.003480434,0.003011773,0.003746203,0.01252796,0.001873983,0.1474294,0.3433459,0.03607222,0.2879252,0.01004337],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4043337,0.005309439,0.5746675,0.00007257193,0.001433845,0.0006423499,0.00006261111,0.0002318072,0.01324627],"genre_scores_gemma":[0.9977556,0.0007554416,0.00003738332,0.0002254327,0.0006587661,0.0000130463,0.000001744781,0.00007189463,0.0004806852],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.6179196,"threshold_uncertainty_score":0.9999515,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2043493229","doi":"10.1109/jssc.2004.831433","title":"A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Network Packet Processing and Optimization","field":"Computer Science","cited_by":161,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Pipeline (software); Computer science; Power (physics); Content-addressable memory; Swing; Line (geometry); Content-addressable storage; Reduction (mathematics); Binary search algorithm; Computer hardware; Search algorithm; Real-time computing; Artificial intelligence; Algorithm; Engineering; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.0563906129532896,"gpt":0.295128966455155,"spread":0.2387383535018654,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001127599,0.0002507238,0.0004582563,0.0003435308,0.0002780284,0.0003433103,0.0009625875,0.0001200941,0.0000153307],"category_scores_gemma":[0.00009687094,0.000224925,0.0001790237,0.0007155436,0.0001494139,0.001370199,0.0000920617,0.000697834,0.00002531281],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002423364,"about_ca_system_score_gemma":0.000895326,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001118523,"about_ca_topic_score_gemma":0.000003117286,"domain_scores_codex":[0.9971108,0.0001422964,0.0008574357,0.0003489121,0.0008803005,0.0006602328],"domain_scores_gemma":[0.9976364,0.00008938614,0.0004955059,0.0003695232,0.001014709,0.0003945219],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001061445,0.0006386121,0.0002898316,0.0001353183,0.0001718284,0.0006908022,0.005087485,0.8587514,0.1131186,0.0005609741,0.0007300847,0.01971884],"study_design_scores_gemma":[0.01724393,0.001510539,0.0008128164,0.004044978,0.0001249369,0.004332257,0.0006591176,0.5589268,0.3919871,0.01778809,0.0004766077,0.002092744],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3777918,0.0002927451,0.6202916,0.0003521951,0.0008876804,0.00009511681,0.000003235118,0.00004780413,0.0002378792],"genre_scores_gemma":[0.9715036,0.0001249847,0.02716067,0.000488748,0.0004362474,0.000001363737,0.000001113037,0.000035248,0.0002480116],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5937119,"threshold_uncertainty_score":0.9172173,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2102653533","doi":"10.1109/4.910495","title":"Dynamic current mode logic (DyCML): a new low-power high-performance logic style","year":2001,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":161,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Current-mode logic; Pass transistor logic; Logic family; Logic level; Pull-up resistor; Logic gate; Adder; Electronic engineering; Emitter-coupled logic; Dynamic logic (digital electronics); Electronic circuit; Computer science; Resistor–transistor logic; CMOS; Adiabatic circuit; Integrated injection logic; Electrical engineering; Logic synthesis; Voltage; Engineering; Digital electronics; Transistor","retraction":null,"screen_n_in":null,"score":{"opus":0.0158479669579253,"gpt":0.2574784022149198,"spread":0.2416304352569945,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000531454,0.0006901459,0.0009357456,0.0005676139,0.0001589183,0.0001303609,0.0009556077,0.0002175004,0.0002404163],"category_scores_gemma":[0.00003584266,0.0006173347,0.0002700118,0.0008099338,0.0001114935,0.001473523,0.00004598198,0.001237388,0.0005515594],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006781156,"about_ca_system_score_gemma":0.0002878422,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009840225,"about_ca_topic_score_gemma":0.0000131732,"domain_scores_codex":[0.9958972,0.00007070063,0.001475563,0.00039068,0.0009401242,0.001225746],"domain_scores_gemma":[0.9978271,0.00008994926,0.0005225302,0.0005833677,0.0003502771,0.0006267793],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001136905,0.0003222332,0.001214365,0.0003625749,0.0003318845,0.0005803231,0.001934839,0.8937026,0.04335408,0.00005658972,0.01072869,0.04729814],"study_design_scores_gemma":[0.02457332,0.005135529,0.05337643,0.00674206,0.0009702943,0.008070431,0.0005943239,0.7434013,0.1005043,0.01320568,0.03432306,0.009103272],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9316272,0.002987971,0.05851733,0.0001098399,0.005486806,0.0003261074,0.00003763231,0.0002845464,0.0006225491],"genre_scores_gemma":[0.9906057,0.007712494,0.000448398,0.0001605158,0.0004950172,0.000009663131,0.000007068284,0.0001551375,0.0004060579],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1503012,"threshold_uncertainty_score":0.9996278,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2151927067","doi":"10.1109/jssc.2009.2022918","title":"A Zero-IF 60 GHz 65 nm CMOS Transceiver With Direct BPSK Modulation Demonstrating up to 6 Gb/s Data Rates Over a 2 m Wireless Link","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":156,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Transmitter; Transceiver; Electrical engineering; Baseband; Phase-shift keying; Transistor; Electronic engineering; Computer science; Physics; Engineering; Bit error rate; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.0284609654661808,"gpt":0.2713481502714252,"spread":0.2428871848052444,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000767343,0.0005712294,0.0008333852,0.0004780955,0.0001483747,0.0002163773,0.0009518775,0.0002116848,0.00003454275],"category_scores_gemma":[0.00007386714,0.0005087571,0.0001598139,0.0008333125,0.00007020326,0.001646476,0.00000342569,0.0009149995,0.00002842454],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003566434,"about_ca_system_score_gemma":0.0002545083,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003060933,"about_ca_topic_score_gemma":0.00002745532,"domain_scores_codex":[0.9965515,0.0001465117,0.001236437,0.0004813723,0.0007996534,0.0007845435],"domain_scores_gemma":[0.9978527,0.0001480999,0.0003903764,0.000718028,0.0004289359,0.0004618271],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00005298543,0.00005006677,0.0003380852,0.00006802494,0.0003531608,0.0004907221,0.002510792,0.4580376,0.4698002,0.00001531565,0.002065395,0.06621767],"study_design_scores_gemma":[0.006561168,0.002227009,0.02933831,0.004151911,0.0008105664,0.002782331,0.0005768486,0.3779323,0.5682533,0.00279405,0.001304039,0.003268208],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8743145,0.0004460738,0.1203285,0.000181393,0.001061973,0.0005590176,0.0002193753,0.0002489729,0.002640159],"genre_scores_gemma":[0.9985374,0.0002246457,0.0003032866,0.0001988833,0.0004907278,0.000007318657,0.00002115719,0.0001208427,0.00009576143],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1242229,"threshold_uncertainty_score":0.9997364,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2057815485","doi":"10.1109/jssc.2009.2024102","title":"0.13 $\\mu$m SiGe BiCMOS Technology Fully Dedicated to mm-Wave Applications","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":139,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Heterojunction bipolar transistor; BiCMOS; Capacitor; Transistor; Silicon-germanium; Electrical engineering; Optoelectronics; Materials science; Bipolar junction transistor; Silicon; Engineering; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.01731072479068111,"gpt":0.2472881236900239,"spread":0.2299773988993428,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000427447,0.0004280879,0.0006709536,0.001355643,0.0001209763,0.00007509621,0.0008057593,0.0003263376,0.00005800629],"category_scores_gemma":[0.0001053192,0.0004261539,0.0001917916,0.00192826,0.00009917899,0.0003674719,0.00000372391,0.001045419,0.000290084],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005063557,"about_ca_system_score_gemma":0.0002219191,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004033297,"about_ca_topic_score_gemma":0.000008797675,"domain_scores_codex":[0.9970574,0.0000525434,0.001244296,0.0003137266,0.000527792,0.0008042819],"domain_scores_gemma":[0.9978439,0.00008072179,0.0003280915,0.0005587119,0.0006678258,0.0005208163],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000009712052,0.0001186127,0.00007198522,0.00003368403,0.0002258907,0.0004319652,0.0004791365,0.04597756,0.8315414,0.0003214829,0.01189909,0.1088895],"study_design_scores_gemma":[0.001709936,0.001012654,0.001386778,0.000464397,0.0002334528,0.003993951,0.0003402633,0.002440928,0.9282718,0.02413602,0.03462337,0.001386477],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5003068,0.003225149,0.4739845,0.002843852,0.002083706,0.001713946,0.0001781915,0.001434552,0.01422933],"genre_scores_gemma":[0.9982047,0.0003620322,0.0003065,0.0004439861,0.0004156105,0.00004327183,0.000004057786,0.00007663133,0.0001432037],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4978979,"threshold_uncertainty_score":0.999819,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2081043821","doi":"10.1109/jssc.2014.2355822","title":"A Fully-Implantable Cochlear Implant SoC With Piezoelectric Middle-Ear Sensor and Arbitrary Waveform Neural Stimulation","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Hearing Loss and Rehabilitation","field":"Neuroscience","cited_by":137,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"National Institute on Deafness and Other Communication Disorders; Natural Sciences and Engineering Research Council of Canada; Fondation Bertarelli","keywords":"Waveform; Cochlear implant; Interfacing; Chip; Acoustics; Neural Prosthesis; Computer science; Electronic engineering; Engineering; Electrical engineering; Voltage; Biomedical engineering; Physics; Computer hardware","retraction":null,"screen_n_in":null,"score":{"opus":0.029154652913261,"gpt":0.2587575922602084,"spread":0.2296029393469474,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005628127,0.0002103829,0.0003850153,0.0002793551,0.0002409727,0.0001116705,0.0001491871,0.0000796543,0.000007210693],"category_scores_gemma":[0.0001939592,0.0001517622,0.00007702108,0.0002966003,0.0001226714,0.000547181,0.00001437969,0.0004328917,0.00001302893],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007191644,"about_ca_system_score_gemma":0.0001140326,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001826548,"about_ca_topic_score_gemma":0.000003535514,"domain_scores_codex":[0.9980179,0.000181165,0.0005549797,0.0002804679,0.0005038492,0.0004616396],"domain_scores_gemma":[0.9985157,0.0004914756,0.0004146741,0.0001548499,0.0001655908,0.00025772],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003586631,0.0001745174,0.003279416,0.0002294302,0.00003446996,0.0002024856,0.002229717,0.007814741,0.933323,0.0001291743,0.0002551525,0.05196924],"study_design_scores_gemma":[0.01375756,0.01579791,0.2762163,0.001520654,0.0003616777,0.04214549,0.000745346,0.2721332,0.3652481,0.007548799,0.002242859,0.002282022],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9955311,0.00004965498,0.003296354,0.0001825839,0.0003641719,0.0002055879,0.00002260047,0.00003206134,0.0003158141],"genre_scores_gemma":[0.9989536,0.00009581615,0.0001563288,0.000404865,0.0002255104,0.000002076301,0.000001329008,0.00003350382,0.0001269765],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5680748,"threshold_uncertainty_score":0.6188682,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2138551264","doi":"10.1109/jssc.2008.925402","title":"Power Reduction Techniques for LDPC Decoders","year":2008,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":131,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Low-density parity-check code; CMOS; Parallel computing; Computer science; Decoding methods; Very-large-scale integration; Throughput; Overhead (engineering); Power (physics); Reduction (mathematics); Code (set theory); Subthreshold conduction; Computer hardware; Algorithm; Mathematics; Voltage; Embedded system; Electronic engineering; Transistor; Wireless; Electrical engineering; Telecommunications; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.03228159806211426,"gpt":0.2982665878258631,"spread":0.2659849897637488,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009767604,0.0002237913,0.0003844594,0.0004763144,0.0002308372,0.00006725176,0.001051147,0.0001155566,0.000004757098],"category_scores_gemma":[0.0002145958,0.0002141283,0.0002659658,0.0003932835,0.0000997321,0.001185087,0.00004918787,0.0003826881,0.000006761966],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002198968,"about_ca_system_score_gemma":0.0003004645,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000005629267,"about_ca_topic_score_gemma":0.000001717348,"domain_scores_codex":[0.9979542,0.00008479332,0.0007652354,0.0003009298,0.000470972,0.000423884],"domain_scores_gemma":[0.9975374,0.0001690907,0.0007827049,0.0004355956,0.0008984569,0.0001767676],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001145749,0.0007452376,0.0007967831,0.0001366255,0.0003320986,0.0007918585,0.0204322,0.001038812,0.5832995,0.001221324,0.1638362,0.2272548],"study_design_scores_gemma":[0.0006543364,0.001316869,0.0004227751,0.0002607401,0.00002479465,0.007898369,0.0001177956,0.00133041,0.9602675,0.01665516,0.0104691,0.000582094],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1381144,0.0001574653,0.8576684,0.0004226388,0.002243935,0.000304407,0.000004857372,0.0004095382,0.0006743705],"genre_scores_gemma":[0.9482428,0.0002349883,0.05075324,0.0001980626,0.0002589392,0.0000163505,3.682777e-7,0.00003641452,0.0002588269],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8101284,"threshold_uncertainty_score":0.87319,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2153417561","doi":"10.1109/jssc.2009.2020466","title":"An Energy-Efficient All-Digital UWB Transmitter Employing Dual Capacitively-Coupled Pulse-Shaping Drivers","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":120,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Defense Advanced Research Projects Agency","keywords":"Transmitter; Electrical engineering; Amplifier; Electronic engineering; Radio transmitter design; Computer science; CMOS; Wideband; Energy (signal processing); Physics; Telecommunications; Engineering; Channel (broadcasting)","retraction":null,"screen_n_in":null,"score":{"opus":0.02609571151675888,"gpt":0.249754217164316,"spread":0.2236585056475572,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004559842,0.000582578,0.0007474647,0.0006524003,0.0001414509,0.0003026108,0.000582469,0.000225024,0.00005802541],"category_scores_gemma":[0.00004030087,0.0005770875,0.0003798585,0.0004870576,0.0001229341,0.001402269,0.000001417663,0.0008755678,0.00003016238],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006196384,"about_ca_system_score_gemma":0.0001516275,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001317196,"about_ca_topic_score_gemma":0.000004692477,"domain_scores_codex":[0.9963967,0.00008995944,0.00127152,0.0003770233,0.0008554975,0.001009301],"domain_scores_gemma":[0.9981801,0.00009773939,0.000328251,0.0003396881,0.0004535917,0.0006006653],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00001588132,0.000128819,0.00004643823,0.00002143787,0.0002918566,0.0009153846,0.00339424,0.39665,0.5771203,0.00006237872,0.000477785,0.02087549],"study_design_scores_gemma":[0.005861149,0.002198353,0.00320505,0.001293703,0.0005050554,0.005926597,0.001894092,0.2262054,0.7442206,0.003885462,0.001488009,0.003316489],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8825653,0.0005079164,0.1127775,0.0000827975,0.001282401,0.0001727589,0.0001008053,0.0002857637,0.002224727],"genre_scores_gemma":[0.9987378,0.0001463541,0.00006104998,0.0003889888,0.0004914543,0.000004370837,0.00001079518,0.0001191678,0.00004000034],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1704446,"threshold_uncertainty_score":0.9996681,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1979682176","doi":"10.1109/jssc.2013.2265494","title":"A Study of SiGe HBT Signal Sources in the 220–330-GHz Range","year":2013,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":117,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Colpitts oscillator; Voltage-controlled oscillator; Phase noise; Electrical engineering; Cascode; Heterojunction bipolar transistor; Materials science; Amplifier; Optoelectronics; Electronic engineering; Engineering; Transistor; Voltage; CMOS; Bipolar junction transistor; Vackář oscillator","retraction":null,"screen_n_in":null,"score":{"opus":0.02498369981629168,"gpt":0.2443952069728259,"spread":0.2194115071565342,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001137582,0.0003584494,0.000719464,0.0005512724,0.00006337942,0.0001016845,0.0009869342,0.0001255628,0.0001417318],"category_scores_gemma":[0.00006753731,0.0002608288,0.0001946729,0.0007201987,0.00009508112,0.0006495646,0.000003559556,0.0009430682,0.00005882643],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001782513,"about_ca_system_score_gemma":0.00009902255,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001750385,"about_ca_topic_score_gemma":0.00007593552,"domain_scores_codex":[0.9966691,0.0003431237,0.00140582,0.0001918464,0.000828454,0.0005617021],"domain_scores_gemma":[0.9982923,0.0003624621,0.0004367867,0.0003744044,0.0003725967,0.0001614352],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00003955914,0.001618217,0.01969397,0.0002752304,0.00114129,0.001725074,0.1032401,0.3843395,0.4518904,0.00004366797,0.01067116,0.02532193],"study_design_scores_gemma":[0.0296416,0.01202795,0.2501064,0.003380934,0.001476696,0.006845207,0.1483996,0.01887049,0.5020387,0.01960236,0.002114694,0.005495396],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.994125,0.001072509,0.0009540691,0.00004977124,0.0005831412,0.0007027556,0.00001789247,0.0000471933,0.002447654],"genre_scores_gemma":[0.9993484,0.0001590529,0.00001026833,0.00007665802,0.0002573883,0.0000370221,6.141331e-7,0.00006912605,0.00004147495],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.365469,"threshold_uncertainty_score":0.9999844,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2046857741","doi":"10.1109/jssc.2005.858618","title":"A VLSI Analog Computer/Digital Computer Accelerator","year":2005,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Analog computer; Computer science; Integrator; Analog signal; Analog signal processing; Very-large-scale integration; Hybrid computer; Microprocessor; Workstation; Analogue electronics; Analog device; Computer hardware; Digital signal processing; Electrical engineering; Electronic circuit; Embedded system; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01558897605488639,"gpt":0.2265036489424756,"spread":0.2109146728875892,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000341082,0.0003858331,0.0006684353,0.000388851,0.00009729223,0.0002418055,0.0005169946,0.0001414461,0.00006651528],"category_scores_gemma":[0.000009065179,0.000367716,0.0003312859,0.0003108033,0.0000765229,0.0010678,0.0000212238,0.0006067841,0.0002618152],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002223692,"about_ca_system_score_gemma":0.0001139532,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001408822,"about_ca_topic_score_gemma":0.00000452972,"domain_scores_codex":[0.9975879,0.00005023634,0.001009725,0.0002288735,0.0004954095,0.0006278798],"domain_scores_gemma":[0.998587,0.0001118076,0.0002758276,0.0002367196,0.0003340103,0.0004546563],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002652536,0.0002678006,0.0007042338,0.0001453715,0.0008865134,0.001008954,0.001798669,0.3966551,0.01575621,0.0003316152,0.08853213,0.4938868],"study_design_scores_gemma":[0.02598722,0.007495459,0.02412729,0.003322628,0.001330325,0.02279052,0.0006476144,0.4202809,0.1152838,0.01553511,0.3522422,0.01095682],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2753302,0.0007477305,0.720693,0.00002663569,0.00164244,0.0001373567,0.00007503821,0.0001711232,0.001176435],"genre_scores_gemma":[0.995639,0.0001831931,0.000251646,0.0003942783,0.00332299,0.000002136067,0.000005807171,0.00008222785,0.0001186875],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7204413,"threshold_uncertainty_score":0.9998775,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2111586400","doi":"10.1109/jssc.2008.926738","title":"A Wideband W-Band Receiver Front-End in 65-nm CMOS","year":2008,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":99,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Cascode; Noise figure; CMOS; Electrical engineering; Wideband; Low-noise amplifier; Return loss; Amplifier; Physics; Electronic engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.023296117325977,"gpt":0.2319474780403316,"spread":0.2086513607143546,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005360576,0.0004045807,0.0007632084,0.0006419156,0.00008650839,0.00004691097,0.0005029049,0.000210551,0.0002086668],"category_scores_gemma":[0.0001123285,0.0003890537,0.0002151134,0.0004614844,0.0001495026,0.0008132366,0.000001819197,0.001058687,0.000133293],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006129052,"about_ca_system_score_gemma":0.0002557867,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005429873,"about_ca_topic_score_gemma":0.00007942781,"domain_scores_codex":[0.9970893,0.0001203885,0.00122935,0.0002486032,0.000602129,0.0007102621],"domain_scores_gemma":[0.9986098,0.0001576464,0.000290187,0.0003175274,0.0002901401,0.0003346945],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00006999685,0.0002252618,0.008555786,0.0001692159,0.0006045354,0.009221791,0.01033702,0.1881736,0.7101434,0.00001938235,0.05420675,0.01827324],"study_design_scores_gemma":[0.007695331,0.0007336892,0.02711572,0.001526689,0.0001807559,0.01365601,0.0004865934,0.003054581,0.9284406,0.00431944,0.01071686,0.002073706],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9694977,0.003428962,0.006085999,0.00006676742,0.002512982,0.0002780967,0.00005532725,0.0001222215,0.01795191],"genre_scores_gemma":[0.9965252,0.002382601,0.00004674755,0.0001053742,0.0003603546,0.000008258682,0.000002076837,0.0001031913,0.0004662278],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2182972,"threshold_uncertainty_score":0.9998561,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2896520547","doi":"10.1109/jssc.2018.2869579","title":"NURIP: Neural Interface Processor for Brain-State Classification and Programmable-Waveform Neurostimulation","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"EEG and Brain-Computer Interfaces","field":"Neuroscience","cited_by":95,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Krembil Foundation; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Canadian Institutes of Health Research; CMC Microsystems","keywords":"Computer science; Waveform; Artificial neural network; Artificial intelligence; Feature extraction; Brain–computer interface; Reconfigurability; Pattern recognition (psychology); Computer hardware; Electroencephalography; Neuroscience","retraction":null,"screen_n_in":null,"score":{"opus":0.0632118072696232,"gpt":0.337505807663409,"spread":0.2742940003937858,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005550846,0.0002795683,0.0003620757,0.0002558213,0.0002724998,0.0003105528,0.0004247037,0.00007269576,0.000005565055],"category_scores_gemma":[0.0004930914,0.0002318782,0.0001142012,0.0003072091,0.0003179946,0.001085659,0.00004075226,0.0003138621,0.0000113207],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007345967,"about_ca_system_score_gemma":0.0001041192,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002091081,"about_ca_topic_score_gemma":0.000007123548,"domain_scores_codex":[0.9976595,0.0001198489,0.0008539368,0.0004437275,0.0004083253,0.0005146795],"domain_scores_gemma":[0.9975997,0.0004387624,0.000912188,0.0002021774,0.0006216994,0.000225503],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000318729,0.0001666943,0.0003495918,0.0001652141,0.00002439208,0.00002473189,0.003528323,0.001655079,0.8993044,0.00004364203,0.001957795,0.09246137],"study_design_scores_gemma":[0.002295254,0.002825301,0.003511772,0.0002375825,0.00004026567,0.000874175,0.0001159285,0.1170204,0.8618129,0.002993986,0.007841874,0.0004304808],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9594647,0.00006329054,0.03631583,0.001737721,0.001551954,0.0006379483,0.00004747076,0.00006546346,0.0001155982],"genre_scores_gemma":[0.9976926,0.00003579617,0.0002115816,0.0008928751,0.0005101394,0.00001335817,0.000001369202,0.00004658342,0.0005956451],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1153653,"threshold_uncertainty_score":0.945572,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2144327915","doi":"10.1109/jssc.2007.907172","title":"Sub-0.2 dB Noise Figure Wideband Room-Temperature CMOS LNA With Non-50 $\\Omega$ Signal-Source Impedance","year":2007,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":93,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Noise figure; Low-noise amplifier; CMOS; Choke; Electrical engineering; Return loss; Wideband; Cascode; Output impedance; Physics; Figure of merit; Input impedance; Noise temperature; Amplifier; Inductor; Power gain; Electronic engineering; Optoelectronics; Electrical impedance; Engineering; Antenna (radio); Phase noise","retraction":null,"screen_n_in":null,"score":{"opus":0.00791281418332329,"gpt":0.2189897122296919,"spread":0.2110768980463686,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001210617,0.0008227155,0.001075263,0.0006733967,0.0001951283,0.0002110324,0.0008627725,0.0004307277,0.00007648261],"category_scores_gemma":[0.0000713432,0.0006974054,0.0003320961,0.00108753,0.0001481415,0.001024984,0.000003747534,0.002120634,0.00008720721],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006473094,"about_ca_system_score_gemma":0.0003462009,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001733364,"about_ca_topic_score_gemma":0.00004718331,"domain_scores_codex":[0.9954944,0.0000960996,0.00151355,0.0004523412,0.001119602,0.001323994],"domain_scores_gemma":[0.9968907,0.0003002362,0.0006103941,0.000579169,0.0008505599,0.000768985],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00008692434,0.00007736456,0.0007353078,0.0001649111,0.0004576638,0.001770844,0.001540312,0.1433955,0.8321019,0.000006683786,0.01087478,0.008787788],"study_design_scores_gemma":[0.002365269,0.0006579924,0.001975085,0.001152476,0.0002152073,0.003331208,0.0003603706,0.001007271,0.9814307,0.0002453611,0.006116531,0.001142525],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9274355,0.003620242,0.06064812,0.0000750666,0.001569951,0.0004859696,0.00007480522,0.0002602962,0.005830085],"genre_scores_gemma":[0.9968483,0.0006236822,0.00009337712,0.0002351798,0.001039458,0.00001006649,0.00000701846,0.0002682974,0.0008746074],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1493288,"threshold_uncertainty_score":0.9995477,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1991515519","doi":"10.1109/4.868043","title":"A low-voltage 5.1-5.8-GHz image-reject downconverter RF IC","year":2000,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":90,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Image response; Preamplifier; Compatible sideband transmission; Electrical engineering; Noise figure; Transformer; Radio frequency; Sideband; Chip; Voltage; Intermediate frequency; Electronic engineering; Engineering; Physics; CMOS; Amplifier","retraction":null,"screen_n_in":null,"score":{"opus":0.01029776443531002,"gpt":0.227371043799957,"spread":0.2170732793646469,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0006136257,0.0005723046,0.0008804164,0.0005152813,0.0001055708,0.0001718166,0.0008180682,0.0002331909,0.00180222],"category_scores_gemma":[0.0000573538,0.0005335176,0.0004451519,0.0006058468,0.0001570738,0.001186076,0.000002461784,0.001174771,0.001153568],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005561006,"about_ca_system_score_gemma":0.0002266704,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001820594,"about_ca_topic_score_gemma":0.00000897172,"domain_scores_codex":[0.9964992,0.00009742378,0.001411701,0.000321229,0.0007180471,0.0009523513],"domain_scores_gemma":[0.9982284,0.0001201944,0.0002745892,0.0005258073,0.0003643502,0.0004866363],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00002692737,0.0001138993,0.00007557198,0.0001556079,0.0004681862,0.001889667,0.001424386,0.03119088,0.8457128,0.000009141472,0.02383721,0.09509569],"study_design_scores_gemma":[0.003017114,0.0005083236,0.0009116447,0.0008677958,0.0002490694,0.00452042,0.0001796961,0.005119411,0.9703822,0.003118362,0.009645789,0.001480195],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9123372,0.002206629,0.02532678,0.0001073499,0.004003325,0.0005110773,0.0001799191,0.000522301,0.05480536],"genre_scores_gemma":[0.996101,0.001465147,0.00004888209,0.0002632923,0.0007423181,0.00001147749,0.000003755487,0.0001742372,0.00118993],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1246693,"threshold_uncertainty_score":0.9997116,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2151659230","doi":"10.1109/jssc.2010.2076591","title":"A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter","year":2010,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":88,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"TDC Research","keywords":"Time-to-digital converter; Phase noise; Electronic engineering; Vernier scale; CMOS; Phase-locked loop; Chip; Electrical engineering; Frequency synthesizer; Bandwidth (computing); Computer science; Engineering; Jitter; Physics; Telecommunications; Optics; Clock signal","retraction":null,"screen_n_in":null,"score":{"opus":0.008128948042326991,"gpt":0.236324029248052,"spread":0.228195081205725,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001760675,0.0004616681,0.0006337535,0.0004453716,0.00006874404,0.000253727,0.0007127777,0.0001645836,0.0002883721],"category_scores_gemma":[0.0001751184,0.0003791754,0.0001538905,0.0003567863,0.0001379281,0.001259549,0.00004940237,0.0007424837,0.001909014],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001198913,"about_ca_system_score_gemma":0.00008733169,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":6.131937e-7,"about_ca_topic_score_gemma":0.000001017131,"domain_scores_codex":[0.9976631,0.00001117149,0.0007695687,0.0003057886,0.0005335057,0.0007168774],"domain_scores_gemma":[0.9984492,0.0001313243,0.0002276731,0.0004504532,0.0002897571,0.0004515629],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002502565,0.0006201388,0.0004804547,0.0001304436,0.001344733,0.001318436,0.001417165,0.01249692,0.8016882,0.00001316841,0.01596433,0.1642757],"study_design_scores_gemma":[0.02590405,0.01015581,0.002032209,0.004027533,0.000898874,0.00758264,0.0009477002,0.02300693,0.7650132,0.008533281,0.1425551,0.00934267],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9788313,0.0000581804,0.01532294,0.0001652647,0.0005983319,0.0004495336,0.0002858694,0.0004126066,0.003875958],"genre_scores_gemma":[0.9976202,0.00001552841,0.0006740504,0.0002131626,0.0002355706,0.00001676353,0.000006819431,0.0001230415,0.001094909],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1549331,"threshold_uncertainty_score":0.999866,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2100403807","doi":"10.1109/jssc.2014.2374176","title":"A 40 Gb/s Serial Link Transceiver in 28 nm CMOS Technology","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":85,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"SerDes; Jitter; Transceiver; CMOS; Computer science; Phase-locked loop; Chip; Intersymbol interference; Serial communication; Clock recovery; Electronic engineering; Channel (broadcasting); Frequency offset; Bandwidth (computing); Computer hardware; Engineering; Telecommunications; Clock signal; Orthogonal frequency-division multiplexing","retraction":null,"screen_n_in":null,"score":{"opus":0.01214572694136371,"gpt":0.2452682738253764,"spread":0.2331225468840127,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003053024,0.0002315565,0.0004672452,0.0005913906,0.00004319323,0.00002056792,0.0004847764,0.0002386638,0.00002596137],"category_scores_gemma":[0.0000854329,0.0002160564,0.00009667997,0.0004239762,0.0001253521,0.0003094097,0.00001700532,0.000725904,0.0000291375],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001246706,"about_ca_system_score_gemma":0.00003111072,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001392704,"about_ca_topic_score_gemma":0.00001225252,"domain_scores_codex":[0.9983885,0.00002469515,0.0007447794,0.0001562398,0.0002261601,0.0004596459],"domain_scores_gemma":[0.99936,0.00004922896,0.0001811791,0.0002325225,0.0001030544,0.00007399598],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00008192446,0.0001342731,0.002014984,0.000201886,0.0002414345,0.000336278,0.00114692,0.1372939,0.3031096,0.0004563864,0.001323996,0.5536584],"study_design_scores_gemma":[0.01432987,0.002188199,0.006650691,0.001716387,0.0002112648,0.001367405,0.001227387,0.02457708,0.7130035,0.1109535,0.1211929,0.002581849],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9518617,0.0004850439,0.04337066,0.0004612294,0.002324732,0.000167857,0.00002008275,0.0003373066,0.000971333],"genre_scores_gemma":[0.9980005,0.000838689,0.0006670933,0.00005044114,0.0003156227,0.000007085306,7.184038e-7,0.00004352689,0.00007631528],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5510765,"threshold_uncertainty_score":0.8810526,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2149528610","doi":"10.1109/jssc.2008.923724","title":"An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage","year":2008,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":79,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Spurious-free dynamic range; Calibration; Pipeline (software); Least significant bit; CMOS; Computer science; 12-bit; Computer hardware; Electronic engineering; Mathematics; Engineering; Statistics","retraction":null,"screen_n_in":null,"score":{"opus":0.02337129614447626,"gpt":0.2448141827545447,"spread":0.2214428866100684,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000704265,0.0003694819,0.0007827754,0.0006123444,0.00007376294,0.00002371639,0.000371644,0.000159506,0.00008269543],"category_scores_gemma":[0.00004773597,0.0003285882,0.0001611877,0.0005243641,0.0001270806,0.0009106992,0.00000734037,0.0005532814,0.000006330485],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001473349,"about_ca_system_score_gemma":0.0002516208,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008995113,"about_ca_topic_score_gemma":0.0002794762,"domain_scores_codex":[0.9971359,0.0001623425,0.001343213,0.0002485036,0.0006018986,0.0005081038],"domain_scores_gemma":[0.9983468,0.000101814,0.0005198173,0.0003158095,0.0003718688,0.0003438844],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002179997,0.0004427559,0.009346873,0.000272003,0.0001809836,0.001515958,0.006949751,0.7292147,0.2452254,0.00006465373,0.001994195,0.004574725],"study_design_scores_gemma":[0.0207322,0.004581958,0.02986539,0.001997572,0.0004785124,0.003085029,0.003722233,0.2963203,0.6329172,0.001029812,0.002102498,0.003167357],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6901283,0.000433611,0.308625,0.000008372662,0.0002528974,0.0002037784,0.00007898485,0.00006019646,0.0002089037],"genre_scores_gemma":[0.9987546,0.000460139,0.0001503809,0.00007045909,0.0002602271,0.000004687294,0.00001642232,0.00009275371,0.0001903734],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4328945,"threshold_uncertainty_score":0.9999166,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2145458182","doi":"10.1109/jssc.2009.2020657","title":"A 35-GS/s, 4-Bit Flash ADC With Active Data and Clock Distribution Trees","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":78,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Skew; Comparator; Flash ADC; Computer science; BiCMOS; Electronic engineering; Jitter; Electrical engineering; Engineering; Transistor; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.01923432627118809,"gpt":0.2413261010539414,"spread":0.2220917747827533,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000343626,0.0002819057,0.0004690968,0.0001375445,0.0001020166,0.00007909357,0.0004061297,0.0001008674,0.00001234719],"category_scores_gemma":[0.00003399443,0.0002374426,0.00006820486,0.0002367819,0.00007279974,0.0008101571,0.0000141378,0.0004775365,0.00001394434],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001310212,"about_ca_system_score_gemma":0.00009804968,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004361948,"about_ca_topic_score_gemma":0.0000296121,"domain_scores_codex":[0.9984015,0.00005604039,0.0005032474,0.0002381845,0.0003824437,0.0004186296],"domain_scores_gemma":[0.9988886,0.00008228584,0.0002373553,0.0003225983,0.0001802426,0.0002889849],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004602648,0.0004844797,0.001575203,0.0002488128,0.001725618,0.002151696,0.003644334,0.04700901,0.1291121,0.001368307,0.06791224,0.7443079],"study_design_scores_gemma":[0.03777192,0.0177053,0.2839335,0.007865964,0.005183236,0.02569683,0.004991626,0.04534141,0.3363872,0.05458448,0.1698518,0.01068663],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.628656,0.002643486,0.3657827,0.00006078932,0.0004378046,0.0002548679,0.0009150251,0.0001339741,0.001115361],"genre_scores_gemma":[0.9983589,0.00104776,0.00002272735,0.00006975592,0.0003178723,0.000001330796,0.00005373442,0.00003383551,0.00009408883],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7336213,"threshold_uncertainty_score":0.9682627,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3004091530","doi":"10.1109/jssc.2020.2967548","title":"A 1.7-dB Minimum NF, 22–32-GHz Low-Noise Feedback Amplifier With Multistage Noise Matching in 22-nm FD-SOI CMOS","year":2020,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":78,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Noise figure; Low-noise amplifier; CMOS; Amplifier; Silicon on insulator; Electrical engineering; Return loss; Automatic gain control; Noise (video); Materials science; Bandwidth (computing); Physics; Optoelectronics; Telecommunications; Computer science; Engineering; Silicon","retraction":null,"screen_n_in":null,"score":{"opus":0.01786397975656212,"gpt":0.233212776327142,"spread":0.2153487965705799,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006865023,0.0008447315,0.001309048,0.000597258,0.0001180283,0.0002443176,0.001000108,0.0003108025,0.0002377566],"category_scores_gemma":[0.0001265272,0.0007873843,0.0003259925,0.001110303,0.0001586914,0.001172477,0.00001134588,0.002016546,0.0001968101],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007333583,"about_ca_system_score_gemma":0.0003802433,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007072861,"about_ca_topic_score_gemma":0.00006033834,"domain_scores_codex":[0.9950403,0.0002025773,0.00189954,0.000582537,0.001041728,0.001233301],"domain_scores_gemma":[0.9972809,0.0002469766,0.0006133884,0.0005164861,0.0004245676,0.0009176891],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001235656,0.0001610646,0.001145137,0.0005038567,0.0004144933,0.003623019,0.006585138,0.3581423,0.6192256,0.00003044327,0.005343609,0.004701816],"study_design_scores_gemma":[0.02611309,0.002720856,0.01420376,0.008484367,0.0008943086,0.006082935,0.006288333,0.06438994,0.8509674,0.003720678,0.008759534,0.007374797],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9586893,0.0009623446,0.03147117,0.0002232342,0.001238815,0.000693594,0.00022478,0.0002903779,0.006206357],"genre_scores_gemma":[0.9975249,0.000376726,0.0003519721,0.0005549293,0.0006208811,0.00002558613,0.00000685881,0.0002999226,0.00023826],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2937523,"threshold_uncertainty_score":0.9994577,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2477175099","doi":"10.1109/jssc.2016.2582863","title":"A 2.89 μW Dry-Electrode Enabled Clockless Wireless ECG SoC for Wearable Applications","year":2016,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":76,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"York University","funders":"National Research Foundation Singapore","keywords":"Computer science; Asynchronous communication; CMOS; Chip; Wireless; Electronic engineering; Embedded system; Engineering; Computer hardware; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.01482744356089736,"gpt":0.2398834324163193,"spread":0.2250559888554219,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006845884,0.0003383321,0.0006325523,0.0002952139,0.0001927326,0.00006545815,0.000510246,0.0001690395,0.00004122438],"category_scores_gemma":[0.00003275961,0.0002701121,0.0003213967,0.0003000896,0.00008133094,0.0004319295,0.000009832202,0.000346521,0.00008646503],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003052055,"about_ca_system_score_gemma":0.0002348117,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004443349,"about_ca_topic_score_gemma":0.00001523711,"domain_scores_codex":[0.9976156,0.00006290589,0.0008688624,0.0002647969,0.0003783176,0.0008094563],"domain_scores_gemma":[0.998185,0.0003161705,0.0003339509,0.0003065319,0.0005096403,0.0003487259],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00005494585,0.0001434227,0.0001884613,0.000268296,0.0005493058,0.00005143191,0.0004735371,0.008357369,0.821765,0.00220297,0.0109848,0.1549604],"study_design_scores_gemma":[0.009737829,0.00113256,0.0004579774,0.001410098,0.000689102,0.0007044369,0.0004573591,0.006989673,0.8247724,0.08846474,0.06288211,0.002301689],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05066966,0.001254306,0.946034,0.00005401,0.0005124135,0.0004867843,0.000102521,0.0001357369,0.0007505437],"genre_scores_gemma":[0.9961556,0.001492689,0.0001047268,0.00009353481,0.0007475285,0.0001114449,0.000002905955,0.0001179056,0.001173708],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9459293,"threshold_uncertainty_score":0.9999751,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2171751422","doi":"10.1109/jssc.2010.2100270","title":"A 1-V Process-Insensitive Current-Scalable Two-Stage Opamp With Enhanced DC Gain and Settling Behavior in 65-nm Digital CMOS","year":2011,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":75,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Operational amplifier; Cascode; Phase margin; CMOS; Electronic engineering; Electrical engineering; Engineering; Amplifier","retraction":null,"screen_n_in":null,"score":{"opus":0.02509624524937906,"gpt":0.2552478114767113,"spread":0.2301515662273323,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000386045,0.0003818148,0.0006141878,0.0003892744,0.00007668664,0.00009291922,0.0002095339,0.00008850604,0.0000202155],"category_scores_gemma":[0.00003425457,0.0003445002,0.00009997888,0.0003609813,0.0001237625,0.0008433925,0.00001214471,0.0007055447,0.00001575957],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001396797,"about_ca_system_score_gemma":0.0001612037,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009299445,"about_ca_topic_score_gemma":0.00003426521,"domain_scores_codex":[0.9978878,0.00005403348,0.0007468488,0.0002834538,0.0004034495,0.000624412],"domain_scores_gemma":[0.9988166,0.0000814766,0.0003013568,0.0001569087,0.000314585,0.0003290435],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0009347149,0.001743536,0.03317198,0.002084698,0.00115212,0.01085938,0.06532421,0.1133421,0.5370769,0.0005936506,0.0003740668,0.2333427],"study_design_scores_gemma":[0.01823466,0.003574218,0.02343402,0.005537254,0.0008386893,0.004571633,0.009932896,0.008004788,0.9131491,0.007900905,0.0002505444,0.004571274],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.923322,0.0006600876,0.07409993,0.000001575518,0.0002940806,0.0002951493,0.00009388123,0.00007009276,0.001163178],"genre_scores_gemma":[0.9994618,0.0001936519,0.0000246764,0.0000224058,0.0001333438,0.00001723989,0.000004824678,0.00008455789,0.00005753954],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.3760723,"threshold_uncertainty_score":0.9999007,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2766191446","doi":"10.1109/jssc.2017.2759117","title":"A Digitally Controlled Fully Integrated Voltage Regulator With On-Die Solenoid Inductor With Planar Magnetic Core in 14-nm Tri-Gate CMOS","year":2017,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advanced DC-DC Converters","field":"Engineering","cited_by":71,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Defense Advanced Research Projects Agency; Indian Institute of Technology Madras; Family Process Institute; University of Victoria; Carnegie Mellon University","keywords":"Die (integrated circuit); Inductor; CMOS; Voltage regulator; Solenoid; Electrical engineering; Planar; Voltage; Optoelectronics; Power (physics); Materials science; Power density; Pulse-width modulation; Magnetic core; Physics; Engineering; Computer science; Nanotechnology; Electromagnetic coil","retraction":null,"screen_n_in":null,"score":{"opus":0.01583058399385787,"gpt":0.2319254054102285,"spread":0.2160948214163706,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003379527,0.0006031235,0.001262976,0.0004861282,0.0001509318,0.0002200817,0.0007591638,0.0001546743,0.00002513489],"category_scores_gemma":[0.0001534807,0.0004068822,0.000153324,0.0001821266,0.000239973,0.0009461635,0.00001822208,0.0009788525,0.00002528139],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003809538,"about_ca_system_score_gemma":0.0003152316,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001538233,"about_ca_topic_score_gemma":0.0002971183,"domain_scores_codex":[0.9971609,0.00003391504,0.001015968,0.0003500168,0.0006795842,0.0007596762],"domain_scores_gemma":[0.9975133,0.000150898,0.0008187116,0.0006689992,0.0004339639,0.0004141579],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"randomized_trial","study_design_scores_codex":[0.0317767,0.001366693,0.01457021,0.001037275,0.004305696,0.03308675,0.009940835,0.2358321,0.2728622,0.0001353494,0.003252541,0.3918336],"study_design_scores_gemma":[0.4390993,0.04233287,0.1607312,0.02426552,0.002264561,0.009670227,0.005204488,0.2226287,0.0620968,0.007493685,0.01068524,0.01352739],"study_design_candidate":"randomized_trial","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9771779,0.000250473,0.02011352,0.0001053932,0.0007591332,0.0007564032,0.000122079,0.0001090827,0.0006060158],"genre_scores_gemma":[0.99858,0.000142703,0.0001493512,0.0001071505,0.0001745451,0.00002394673,0.000005266995,0.0001546896,0.0006622856],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4073226,"threshold_uncertainty_score":0.9998383,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3025369647","doi":"10.1109/jssc.2020.2991526","title":"Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection","year":2020,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Neuroscience and Neural Engineering","field":"Neuroscience","cited_by":70,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Canadian Institutes of Health Research","keywords":"Computer science; CMOS; Successive approximation ADC; Integrator; Neural engineering; Analog-to-digital converter; Electronic engineering; Computer hardware; Artificial intelligence; Electrical engineering; Engineering; Bandwidth (computing); Capacitor; Telecommunications; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.055690442101584,"gpt":0.2785562761454207,"spread":0.2228658340438367,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001052963,0.0001928132,0.000272014,0.0001996867,0.0001100623,0.0002010122,0.000202101,0.00003664483,0.000009059584],"category_scores_gemma":[0.0002296671,0.0001538882,0.00007190931,0.0005503217,0.00007864988,0.001453483,0.00001895364,0.0003530105,0.0000247284],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003045029,"about_ca_system_score_gemma":0.00005032787,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001040906,"about_ca_topic_score_gemma":9.096631e-7,"domain_scores_codex":[0.9983945,0.00004254782,0.0004391981,0.0003264216,0.000480715,0.0003166151],"domain_scores_gemma":[0.999032,0.0001246844,0.0002432123,0.00009894562,0.00009116754,0.0004100143],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001818028,0.00003050996,0.0005849682,0.00001884306,0.000005619777,0.0003066258,0.0007326741,0.03152469,0.9553568,0.000004441733,0.00007753264,0.01117554],"study_design_scores_gemma":[0.001992649,0.002579062,0.007775854,0.00008715397,0.00003810999,0.001628778,0.00007932412,0.08315137,0.9016603,0.00007685691,0.0004932008,0.0004373849],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9917521,0.000009892413,0.006640595,0.0008592404,0.0004520832,0.0001673616,0.0000163503,0.00004352113,0.00005879395],"genre_scores_gemma":[0.9980893,0.00002594741,0.00001217066,0.001604025,0.0001999871,0.000001299271,3.25485e-7,0.00002625485,0.00004075971],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.0536965,"threshold_uncertainty_score":0.6275378,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2167946395","doi":"10.1109/jssc.2006.880618","title":"2 GHz<tex>$rm Q$</tex>-Enhanced Active Filter With Low Passband Distortion and High Dynamic Range","year":2006,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":68,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Passband; Materials science; All-pass filter; High-pass filter; Inductor; Filter (signal processing); Bandwidth (computing); Butterworth filter; Elliptic filter; Low-pass filter; Physics; Optoelectronics; Electronic engineering; Band-pass filter; Electrical engineering; Voltage; Optics; Telecommunications; Computer science; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.005236799446974639,"gpt":0.1987015394671433,"spread":0.1934647400201686,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003429445,0.0006070264,0.0008524054,0.0004748429,0.0001518441,0.0001473752,0.0003619389,0.0002506903,0.00007144305],"category_scores_gemma":[0.00003397286,0.0005293185,0.0001821632,0.0004724384,0.0001940021,0.001067221,0.00000403022,0.0008119804,0.00003338107],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009652495,"about_ca_system_score_gemma":0.0001434543,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004002032,"about_ca_topic_score_gemma":0.0002448021,"domain_scores_codex":[0.9969209,0.0001198113,0.001044713,0.0004072781,0.0007283242,0.0007789217],"domain_scores_gemma":[0.9981608,0.000141751,0.0005491565,0.0003694312,0.0004719318,0.0003069496],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001353037,0.0001430032,0.000205616,0.0002036528,0.0004990124,0.0006554495,0.001120869,0.07354343,0.8997988,0.00004236239,0.003570057,0.02008248],"study_design_scores_gemma":[0.008175743,0.001318965,0.04417381,0.001837463,0.0006510461,0.002324739,0.0002273358,0.007669621,0.925018,0.004889105,0.001376585,0.00233755],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9343362,0.001217204,0.05933477,0.00006361742,0.001304351,0.0004015822,0.0002028105,0.0001702078,0.00296929],"genre_scores_gemma":[0.9982631,0.0005517422,0.00007288061,0.0000487041,0.0004082136,0.00002610162,0.00002268412,0.0001655862,0.000441017],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.06587381,"threshold_uncertainty_score":0.9997159,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1994777880","doi":"10.1109/4.881197","title":"The first IA-64 microprocessor","year":2000,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Ministère de l'Économie, de la Science et de l'Innovation - Québec; Intel Corporation","keywords":"Microprocessor; Computer science; EPIC; CMOS; Chip; Embedded system; Multi-core processor; Instruction set; Cache; Software; Computer hardware; Grid; Block (permutation group theory); Parallel computing; Computer architecture; Operating system; Electrical engineering; Engineering; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.01572921232558784,"gpt":0.2733549532971484,"spread":0.2576257409715606,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001437611,0.0002313653,0.0003681505,0.000154922,0.0003848139,0.0003871108,0.002487574,0.00009059178,0.00002305484],"category_scores_gemma":[0.00004927019,0.0001596557,0.0002012871,0.0004550819,0.0001120299,0.0008944659,0.00004249052,0.0004422881,0.0001456507],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001331369,"about_ca_system_score_gemma":0.0002229982,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001092632,"about_ca_topic_score_gemma":0.00001728422,"domain_scores_codex":[0.9974509,0.0001286561,0.0009712332,0.0002552397,0.0006738334,0.0005201136],"domain_scores_gemma":[0.9977981,0.0002476673,0.0006387752,0.0006289452,0.000490803,0.0001957351],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00007199102,0.0003733729,0.0005498322,0.000215443,0.0004060875,0.001458277,0.01189374,0.001687109,0.06403475,0.001589695,0.1733255,0.7443942],"study_design_scores_gemma":[0.002223421,0.001292589,0.002367305,0.001178129,0.00007139444,0.008494874,0.0001679453,0.003971188,0.3863454,0.042132,0.5503372,0.001418488],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3792079,0.007933565,0.5849676,0.006974497,0.004897461,0.001197504,0.00003004445,0.0007802859,0.01401113],"genre_scores_gemma":[0.9945734,0.001015736,0.001374908,0.0006596597,0.0004378512,0.000009694989,1.320022e-7,0.00003341115,0.001895254],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7429758,"threshold_uncertainty_score":0.6510571,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2103242098","doi":"10.1109/jssc.2009.2022917","title":"CMOS Oscillators for Clock Distribution and Injection-Locked Deskew","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":65,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Phase noise; CMOS; Voltage-controlled oscillator; Injection locking; Physics; Clock skew; dBc; Phase-locked loop; Ring oscillator; Electrical engineering; Electronic engineering; Topology (electrical circuits); Engineering; Clock signal; Voltage; Optics","retraction":null,"screen_n_in":null,"score":{"opus":0.01432386696161084,"gpt":0.2451515361064951,"spread":0.2308276691448843,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004254988,0.000270963,0.0004310916,0.0002059739,0.0001204355,0.00007934249,0.0001953031,0.0001537082,0.000007117146],"category_scores_gemma":[0.0001227291,0.0002613747,0.0001572216,0.0003308773,0.00005326156,0.0004460364,8.956927e-7,0.0003918211,0.000006541926],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000400179,"about_ca_system_score_gemma":0.0001003597,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004133383,"about_ca_topic_score_gemma":0.000003294055,"domain_scores_codex":[0.9983119,0.00004176973,0.0007454997,0.0001775862,0.0002852677,0.0004379376],"domain_scores_gemma":[0.9988484,0.0001053206,0.0002314636,0.000167076,0.0003903053,0.0002574135],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00009160068,0.0001717255,0.00104729,0.0002773266,0.0006863035,0.0002004714,0.002112798,0.2289591,0.5343677,0.001027538,0.05510797,0.1759503],"study_design_scores_gemma":[0.00851004,0.004856404,0.0202228,0.001376448,0.0007482455,0.008393422,0.0006871357,0.03329575,0.8280326,0.06499422,0.02594893,0.002934],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8402901,0.001687069,0.1535982,0.0001147913,0.002805879,0.0004369695,0.0002038357,0.0001813908,0.000681731],"genre_scores_gemma":[0.9988946,0.0004774892,0.00006037625,0.00006838732,0.000386363,0.000006156968,0.000007906937,0.00004095679,0.0000578105],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.293665,"threshold_uncertainty_score":0.9999838,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2079016261","doi":"10.1109/jssc.2003.822896","title":"A 2.4-GHz Ring-Oscillator-Based CMOS Frequency Synthesizer With a Fractional Divider Dual-PLL Architecture","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":64,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Phase noise; dBc; PLL multibit; Ring oscillator; Frequency synthesizer; Voltage-controlled oscillator; Frequency divider; CMOS; Chip; Electrical engineering; Frequency multiplier; Electronic engineering; Physics; Engineering; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.01292243431477897,"gpt":0.236957944838409,"spread":0.2240355105236301,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001846523,0.0003215679,0.0004131962,0.0002640029,0.0001337255,0.00004947386,0.0002931318,0.0001318743,0.00007513772],"category_scores_gemma":[0.00007095298,0.0002586533,0.0001318156,0.0002533074,0.0001553103,0.0003510128,0.00001507321,0.0007657627,0.00003276886],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002584631,"about_ca_system_score_gemma":0.000159637,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006923707,"about_ca_topic_score_gemma":0.00002178197,"domain_scores_codex":[0.998221,0.00001847385,0.0005065606,0.0002067463,0.0005737328,0.0004734341],"domain_scores_gemma":[0.9990167,0.0001117298,0.0002637219,0.0002676921,0.0001886456,0.0001515083],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00003012182,0.00009507563,0.0007131835,0.00009402348,0.00034727,0.000491779,0.0004028605,0.9638463,0.02472069,0.00005497672,0.00027212,0.008931601],"study_design_scores_gemma":[0.02995735,0.005061751,0.02835021,0.009090405,0.001232805,0.01232919,0.002090577,0.008393162,0.5985008,0.2570756,0.0402733,0.00764478],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6004119,0.0008229347,0.3964118,0.0004286097,0.0007943355,0.0001914318,0.00005367856,0.0003194272,0.0005659194],"genre_scores_gemma":[0.9938436,0.0001596335,0.005515406,0.0001373398,0.0002380651,0.000008977704,0.000001440014,0.00006733772,0.00002822777],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.9554532,"threshold_uncertainty_score":0.9999866,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2136600760","doi":"10.1109/jssc.2009.2022914","title":"A Highly Integrated 1.8 GHz Frequency Synthesizer Based on a MEMS Resonator","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advanced MEMS and NEMS Technologies","field":"Engineering","cited_by":63,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Resonator; Microelectromechanical systems; Frequency synthesizer; Amplifier; CMOS; Phase noise; Materials science; Electrical engineering; Electronic engineering; Optoelectronics; Phase-locked loop; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01325120346858021,"gpt":0.2419499748366888,"spread":0.2286987713681086,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002616992,0.0003041736,0.0004853492,0.0004487192,0.00006308972,0.00003765306,0.0003862072,0.0001688826,0.00002545163],"category_scores_gemma":[0.0001749377,0.0002490226,0.0001735181,0.0003934879,0.00005891305,0.0002964673,0.000004764271,0.0007204133,0.000026978],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002431256,"about_ca_system_score_gemma":0.00008390451,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003005336,"about_ca_topic_score_gemma":0.000003966469,"domain_scores_codex":[0.9983481,0.00001491129,0.0006405583,0.0001751478,0.000375843,0.000445436],"domain_scores_gemma":[0.9989763,0.0001328713,0.0002219757,0.0002998266,0.0002035161,0.0001655238],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00003572682,0.0001144081,0.00001521354,0.00003368415,0.00006742804,0.0005629301,0.000156258,0.03707707,0.8897912,0.00008281659,0.002986531,0.06907674],"study_design_scores_gemma":[0.001548906,0.00109965,0.001362924,0.0009175113,0.00005609363,0.0001733802,0.000131546,0.003192389,0.9702245,0.01165153,0.008973894,0.0006676991],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9845173,0.000917064,0.0105957,0.0004779609,0.001067753,0.0001864723,0.00005278226,0.0005608005,0.001624161],"genre_scores_gemma":[0.9979373,0.0004461191,0.001078843,0.0002630828,0.0001473687,0.000004183545,0.000001045213,0.0000507091,0.00007133563],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.08043328,"threshold_uncertainty_score":0.9999962,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2096091194","doi":"10.1109/jssc.2009.2016693","title":"Focal-Plane Algorithmically-Multiplying CMOS Computational Image Sensor","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"CCD and CMOS Imaging Sensors","field":"Engineering","cited_by":62,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Pixel; CMOS; Quantization (signal processing); Computer science; Bit plane; Kernel (algebra); Binary number; Artificial intelligence; Computer vision; Mathematics; Electronic engineering; Engineering; Arithmetic","retraction":null,"screen_n_in":null,"score":{"opus":0.01126715457950456,"gpt":0.2471776498252617,"spread":0.2359104952457572,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000260724,0.0002654026,0.0004321168,0.0002344483,0.00008824396,0.00009507722,0.0002391472,0.00007444499,0.00003576221],"category_scores_gemma":[0.00004661595,0.0002611163,0.0001798178,0.0002031257,0.00005729546,0.0003754399,0.000006687254,0.000526684,0.0000975828],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001277557,"about_ca_system_score_gemma":0.00005326531,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001819042,"about_ca_topic_score_gemma":6.7357e-7,"domain_scores_codex":[0.9980973,0.00004156675,0.0007530242,0.0001606225,0.0004920284,0.000455442],"domain_scores_gemma":[0.9989535,0.0001375659,0.0001951791,0.0001436684,0.0003090187,0.0002611052],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002682357,0.0001401819,0.0001554636,0.00007328013,0.0002063416,0.001238301,0.001380654,0.556604,0.3353902,0.00001569143,0.01088225,0.09388687],"study_design_scores_gemma":[0.01143188,0.001063301,0.0397623,0.001362244,0.0004043082,0.01336129,0.0009274709,0.7418429,0.1584281,0.009641631,0.01842867,0.003345915],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8774869,0.0003809443,0.1178349,0.0006738608,0.001648097,0.0001875555,0.0001219643,0.000275653,0.001390094],"genre_scores_gemma":[0.9933583,0.0001058634,0.005417393,0.000320126,0.0006230227,7.119695e-7,0.000007988252,0.00004865196,0.0001179134],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1852389,"threshold_uncertainty_score":0.9999841,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2115194774","doi":"10.1109/jssc.2003.822778","title":"An Analytical Equation for the Oscillation Frequency of High-Frequency Ring Oscillators","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":61,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Oscillation (cell signaling); Parasitic extraction; Ring (chemistry); Ring oscillator; Physics; Range (aeronautics); Control theory (sociology); Mathematics; Mathematical analysis; CMOS; Materials science; Computer science; Optoelectronics; Chemistry","retraction":null,"screen_n_in":null,"score":{"opus":0.03518847619314647,"gpt":0.2932027764459249,"spread":0.2580143002527784,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003913008,0.0001594425,0.0002834679,0.0002127799,0.00009712011,0.00002474711,0.0003270918,0.00009031016,0.000007730144],"category_scores_gemma":[0.0001417326,0.0001205112,0.0001043536,0.0002695017,0.00009814201,0.0005516676,0.000008271963,0.0002227207,0.000002164257],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002233532,"about_ca_system_score_gemma":0.00006150712,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001371209,"about_ca_topic_score_gemma":0.00001144407,"domain_scores_codex":[0.9985939,0.00001423295,0.0006919087,0.0001164726,0.0003214187,0.0002620251],"domain_scores_gemma":[0.9989929,0.000122561,0.0003064949,0.0002358778,0.0002767679,0.00006539826],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.000007368887,0.00004277831,0.001284717,0.00006844255,0.0001492552,0.000007433362,0.0004230369,0.9226502,0.04984567,0.006578814,0.0000250216,0.01891722],"study_design_scores_gemma":[0.005423279,0.00155782,0.02224691,0.0007073169,0.0005062901,0.0001741861,0.001320523,0.07449313,0.2599078,0.6322483,0.0002772452,0.001137208],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5544701,0.0002748261,0.4441678,0.00006891373,0.000727052,0.0001365583,0.00002535755,0.00005919532,0.00007019175],"genre_scores_gemma":[0.996295,0.0003583328,0.003101433,0.00001471478,0.0001895311,0.000005421812,0.000002398309,0.00002804644,0.000005080833],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8481571,"threshold_uncertainty_score":0.4914306,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2071910361","doi":"10.1109/jssc.2014.2312571","title":"Nanostructured CMOS Wireless Ultra-Wideband Label-Free PCR-Free DNA Analysis SoC","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advanced biosensing and bioanalysis techniques","field":"Biochemistry, Genetics and Molecular Biology","cited_by":60,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University; University of Toronto","funders":"","keywords":"CMOS; Wideband; Chip; Microsystem; Materials science; Transmitter; Dynamic range; Chopper; Channel (broadcasting); Electronic engineering; Electrical engineering; Computer science; Optoelectronics; Voltage; Nanotechnology; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.0103127050163968,"gpt":0.2621193335456148,"spread":0.251806628529218,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000688112,0.000385186,0.0007877975,0.0003569963,0.0001693319,0.00007145065,0.000961211,0.0002884743,0.000006013705],"category_scores_gemma":[0.0003961117,0.000317641,0.0006002941,0.0005991115,0.0002182218,0.00002382404,0.00007581952,0.0003264965,0.000002182215],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005024742,"about_ca_system_score_gemma":0.0001066964,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000010325,"about_ca_topic_score_gemma":0.0001181391,"domain_scores_codex":[0.9974123,0.0002083696,0.000900562,0.0004559762,0.0005209016,0.0005019213],"domain_scores_gemma":[0.9969983,0.00005107733,0.0009276101,0.001049445,0.0006986257,0.0002750061],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00008003808,0.00008266122,0.0009857491,0.0000214412,0.001297386,0.00002993577,0.00006587536,0.000180524,0.9813915,0.00001324214,0.006048355,0.009803235],"study_design_scores_gemma":[0.001433992,0.0004569649,0.0007216124,0.00004883962,0.0008590121,0.0001508647,0.00004208435,0.00008336557,0.9899608,0.002197,0.003614321,0.0004311498],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9508659,0.0003578925,0.04742311,0.0002998151,0.0003720893,0.0001203478,0.0001620211,0.00003796388,0.0003609066],"genre_scores_gemma":[0.9967377,0.0005922484,0.0009629274,0.0005268721,0.000628394,0.000001983558,0.00004050331,0.00004666802,0.0004626936],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.04646018,"threshold_uncertainty_score":0.9999276,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1966954653","doi":"10.1109/jssc.2014.2348556","title":"A 4–32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":59,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"International Business Machines Corporation; Intel Corporation","keywords":"CMOS; Transmitter; Channel (broadcasting); Jitter; Transceiver; Computer science; Equalization (audio); Electronic engineering; Electrical engineering; Telecommunications; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.008782161097100555,"gpt":0.23648715193962,"spread":0.2277049908425194,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002737401,0.000228101,0.000393561,0.0003190451,0.00007106545,0.00004180297,0.0001839567,0.0001028458,0.00001564013],"category_scores_gemma":[0.0000897066,0.0001879406,0.00003736007,0.0004397796,0.0001293818,0.0003946458,0.00001996226,0.0004837216,0.000007163006],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001285932,"about_ca_system_score_gemma":0.00005713499,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002554195,"about_ca_topic_score_gemma":0.00002371695,"domain_scores_codex":[0.9987245,0.00003057651,0.0004710233,0.0001640958,0.0002902408,0.0003196225],"domain_scores_gemma":[0.9992099,0.0001198108,0.00021073,0.0001378756,0.0002214987,0.000100116],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003094121,0.0005189202,0.04981078,0.0005617533,0.00122582,0.001140157,0.004940458,0.2881556,0.1163412,0.001187206,0.006724245,0.5290844],"study_design_scores_gemma":[0.02921152,0.008083797,0.1966242,0.004468051,0.0006829374,0.005075822,0.006332117,0.04292616,0.4156089,0.04392615,0.2409412,0.006119241],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.977661,0.0009728523,0.01800312,0.0001544929,0.0009188742,0.0002618596,0.0000396413,0.0001576418,0.001830538],"genre_scores_gemma":[0.9973548,0.001207957,0.0009629708,0.00006008076,0.0002192308,0.00002367265,0.000001260145,0.00003748979,0.0001325179],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5229651,"threshold_uncertainty_score":0.7663996,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2050607432","doi":"10.1109/4.845188","title":"Differential CMOS circuits for 622-MHz/933-MHz clock and data recovery applications","year":2000,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":58,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Phase-locked loop; Ring oscillator; Electronic engineering; Computer science; Electronic circuit; CPU multiplier; Filter (signal processing); Chip; Controller (irrigation); Clock skew; Clock signal; Electrical engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.03435196677715407,"gpt":0.2924389003723104,"spread":0.2580869335951563,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001726286,0.0002586392,0.0004175123,0.0001753606,0.0001461975,0.00007326848,0.0007396744,0.0001295674,0.00008815237],"category_scores_gemma":[0.00003859251,0.0002457727,0.00008629196,0.0001775506,0.00009494506,0.0006388039,0.00005166301,0.0003530392,0.00001885706],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008005852,"about_ca_system_score_gemma":0.00003940358,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001336517,"about_ca_topic_score_gemma":0.000004777773,"domain_scores_codex":[0.9983555,0.0000156452,0.00068052,0.0002808058,0.0002445661,0.0004229547],"domain_scores_gemma":[0.9988664,0.0001303452,0.0001943771,0.0005606549,0.0001144101,0.0001338134],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0000260847,0.0001165712,0.0001600844,0.0002168273,0.0003449377,0.00001410296,0.0001722371,0.0168292,0.02278549,0.00008156413,0.006174836,0.9530781],"study_design_scores_gemma":[0.008020004,0.001173062,0.003300198,0.0008426328,0.0008178693,0.001283439,0.0005940677,0.02329277,0.05461395,0.04850478,0.8549225,0.002634696],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4439927,0.002985364,0.5478672,0.0001566664,0.00141311,0.0008336559,0.001350469,0.0003462007,0.00105465],"genre_scores_gemma":[0.9891239,0.008287908,0.001161656,0.00006790432,0.0006055037,0.00004810186,0.00004453296,0.00007655869,0.0005838982],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9504434,"threshold_uncertainty_score":0.9999995,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2042336590","doi":"10.1109/jssc.2005.843598","title":"A monolithic double-balanced direct conversion mixer with an integrated wideband passive balun","year":2005,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":57,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada; Queen's University","funders":"","keywords":"Balun; Monolithic microwave integrated circuit; Insertion loss; Return loss; Electrical engineering; Baseband; Broadband; Wideband; Gilbert cell; Frequency mixer; Engineering; Materials science; Optoelectronics; Electronic engineering; Radio frequency; Telecommunications; Noise figure; Amplifier; Antenna (radio); CMOS","retraction":null,"screen_n_in":null,"score":{"opus":0.01559379583023275,"gpt":0.2359999831279451,"spread":0.2204061872977124,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004641323,0.0005551379,0.0008449815,0.0005088761,0.0001133446,0.000139084,0.0005804242,0.0002425097,0.0001041561],"category_scores_gemma":[0.00003800932,0.0004393722,0.0001801909,0.0006526993,0.000150586,0.00145462,0.000002529066,0.001076869,0.0000733671],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008132695,"about_ca_system_score_gemma":0.0003346986,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004579356,"about_ca_topic_score_gemma":0.00005538679,"domain_scores_codex":[0.997095,0.0001434871,0.001010751,0.0003415661,0.0006626031,0.0007466223],"domain_scores_gemma":[0.9976413,0.0001300294,0.0004446739,0.0004278523,0.0008220133,0.0005341391],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0006797897,0.0003055183,0.001081615,0.0001857101,0.001382904,0.001449959,0.005692655,0.4694429,0.4662743,0.00004309958,0.009764574,0.04369701],"study_design_scores_gemma":[0.007459694,0.00124953,0.0007913874,0.000980982,0.0002826308,0.001927598,0.0007187531,0.01185221,0.9665855,0.0002234564,0.006779962,0.001148361],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.970019,0.001078742,0.01984423,0.0001435836,0.001404504,0.0004625226,0.00008667103,0.0003629112,0.006597822],"genre_scores_gemma":[0.9983084,0.0004980681,0.0001955135,0.000161253,0.0004233622,0.00001484237,0.00001045015,0.000140267,0.0002478985],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5003112,"threshold_uncertainty_score":0.9998058,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2071585528","doi":"10.1109/jssc.2005.856289","title":"A 50-MS/s (35 mW) to 1-kS/s (15 /spl mu/W) power scaleable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation","year":2005,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":57,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Operational amplifier; CMOS; Power (physics); Electrical engineering; Pipeline (software); Amplifier; Sampling (signal processing); Sample and hold; Power factor; Electronic engineering; Physics; Voltage; Computer science; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.03819258957736024,"gpt":0.2689537533927971,"spread":0.2307611638154369,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001112352,0.0005354882,0.0007911652,0.0007253868,0.0001853523,0.0001711556,0.0003586317,0.0001900685,0.0004182755],"category_scores_gemma":[0.00013994,0.0005306046,0.0002588368,0.0004543283,0.00006120689,0.0007069391,0.00002750933,0.0006705452,0.0001790422],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000463805,"about_ca_system_score_gemma":0.0002052593,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001068984,"about_ca_topic_score_gemma":0.00001065204,"domain_scores_codex":[0.9965362,0.0001553511,0.001303967,0.0004095719,0.0007544209,0.0008404996],"domain_scores_gemma":[0.997959,0.0001719739,0.0004614744,0.0003075756,0.0004199262,0.0006800646],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0005503509,0.0008256517,0.0004671347,0.0003787942,0.0007910477,0.000340722,0.00765992,0.3951974,0.4544503,0.0004397393,0.05419046,0.08470847],"study_design_scores_gemma":[0.03093014,0.01267971,0.02680242,0.009185169,0.002528414,0.006943807,0.001996085,0.1283952,0.196485,0.005519946,0.5669755,0.01155854],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7404737,0.004121479,0.2511467,0.00007629867,0.002074827,0.0004474367,0.0001367982,0.0001407156,0.001381958],"genre_scores_gemma":[0.9976408,0.0004533892,0.0003623625,0.0002858878,0.0008891283,0.000006265017,0.000004778231,0.0001203158,0.0002369964],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5127851,"threshold_uncertainty_score":0.9997146,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2146638301","doi":"10.1109/jssc.2006.883329","title":"A 0.18-<tex>$muhbox m$</tex>CMOS Analog Min-Sum Iterative Decoder for a (32,8) Low-Density Parity-Check (LDPC) Code","year":2006,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":57,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University; University of Ottawa","funders":"","keywords":"Low-density parity-check code; CMOS; Soft-decision decoder; Computer science; Decoding methods; Coding gain; Chip; Electronic circuit; Electronic engineering; Analogue electronics; Turbo code; Algorithm; Electrical engineering; Telecommunications; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02700954606541785,"gpt":0.2919712714252631,"spread":0.2649617253598453,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002624378,0.0008331198,0.001415047,0.0008367418,0.0005847445,0.0006284982,0.002388277,0.0003842279,0.00002887848],"category_scores_gemma":[0.0005289409,0.0008072169,0.0007887222,0.001061537,0.0002616771,0.001820517,0.0002603412,0.001133114,0.00005016537],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006628141,"about_ca_system_score_gemma":0.0007317652,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006486969,"about_ca_topic_score_gemma":0.0009697825,"domain_scores_codex":[0.9935001,0.0004728889,0.002150699,0.001070902,0.001348052,0.001457428],"domain_scores_gemma":[0.9928232,0.00104472,0.002085238,0.001138848,0.00236455,0.0005434384],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005851183,0.003800989,0.01145233,0.0009728558,0.001451239,0.004626553,0.01849492,0.009609936,0.5764128,0.0059737,0.3115723,0.05504727],"study_design_scores_gemma":[0.009992373,0.004019625,0.02423206,0.003222199,0.0006580197,0.005752555,0.0002712798,0.08618876,0.713957,0.1148431,0.03157063,0.005292427],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3512648,0.000522176,0.6429521,0.0005757111,0.002275976,0.0007798949,0.0001085297,0.0003797929,0.001140986],"genre_scores_gemma":[0.9728904,0.0001085636,0.02397767,0.0008471397,0.0007955912,0.00004853877,0.00001016426,0.0001126317,0.001209236],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.6216257,"threshold_uncertainty_score":0.9994379,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2166155244","doi":"10.1109/jssc.2013.2259031","title":"A Digital Phase-Locked Loop With Calibrated Coarse and Stochastic Fine TDC","year":2013,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":56,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Loop (graph theory); Phase-locked loop; Phase (matter); Computer science; Materials science; Physics; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.01253014514547824,"gpt":0.2378546619340376,"spread":0.2253245167885594,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005410834,0.0002198715,0.0003367684,0.000174129,0.00004884262,0.0001006548,0.0001845903,0.00006419693,0.00003512051],"category_scores_gemma":[0.00003266596,0.0001670318,0.00003680499,0.0002024205,0.0001417848,0.0009078818,0.00001991316,0.0003059481,0.00001942029],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004655073,"about_ca_system_score_gemma":0.00002968106,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001654824,"about_ca_topic_score_gemma":0.000002512042,"domain_scores_codex":[0.9989125,0.000006181338,0.0004204666,0.0001215943,0.0002166621,0.0003225635],"domain_scores_gemma":[0.9993426,0.00005261664,0.0001613774,0.0001412194,0.0001599062,0.0001422539],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001305969,0.0004643967,0.0007942842,0.000262446,0.0009843564,0.0006584592,0.001041363,0.2246586,0.1031783,0.00004726294,0.009056417,0.6587235],"study_design_scores_gemma":[0.05749724,0.01326089,0.00295798,0.004287494,0.0009028161,0.009827775,0.005642976,0.5970337,0.2690975,0.0227513,0.01009266,0.006647687],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8972106,0.0003814711,0.1015083,0.00005945619,0.0002596063,0.000172853,0.00004632103,0.0001641296,0.0001973071],"genre_scores_gemma":[0.9992156,0.00008964296,0.0002861293,0.00002483981,0.00006469765,0.000007718115,0.000002698849,0.00004169521,0.0002669916],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.6520758,"threshold_uncertainty_score":0.6811358,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2525320820","doi":"10.1109/jssc.2016.2602224","title":"A 20 Gb/s CMOS Optical Receiver With Limited-Bandwidth Front End and Local Feedback IIR-DFE","year":2016,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":55,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Fujitsu","keywords":"Transimpedance amplifier; Intersymbol interference; CMOS; Bandwidth (computing); Electronic engineering; Front and back ends; Photodiode; Bandwidth extension; Analog front-end; Electrical engineering; Computer science; Engineering; Amplifier; Physics; Operational amplifier; Telecommunications; Optoelectronics; Channel (broadcasting); Digital signal processing","retraction":null,"screen_n_in":null,"score":{"opus":0.01258461821103225,"gpt":0.2253113048931827,"spread":0.2127266866821505,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001774181,0.0002746003,0.0004276975,0.0001735718,0.00006445263,0.00003508999,0.0002597988,0.0001283086,0.0000633463],"category_scores_gemma":[0.00004489013,0.0001707019,0.00006405085,0.0001153968,0.0003368216,0.000492778,0.00003098112,0.0003666586,0.00003358876],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001603007,"about_ca_system_score_gemma":0.0000435928,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001089246,"about_ca_topic_score_gemma":0.000009575533,"domain_scores_codex":[0.9984844,0.00001853214,0.0004886595,0.0001951265,0.0003498468,0.0004634646],"domain_scores_gemma":[0.9991522,0.000120058,0.0001597103,0.0002102873,0.0001558181,0.000201938],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002803837,0.0001803906,0.003625344,0.0001782824,0.0008196167,0.0009415864,0.0008725608,0.01727464,0.09122611,0.0001610312,0.01125524,0.8731848],"study_design_scores_gemma":[0.02618656,0.006716498,0.02333996,0.005850008,0.0008188096,0.006594857,0.002233523,0.00529537,0.7776759,0.01742568,0.1234855,0.00437738],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6775575,0.001148876,0.318168,0.0004390616,0.0007832457,0.0001770281,0.00006451697,0.0002059349,0.001455773],"genre_scores_gemma":[0.9956675,0.002356594,0.00126314,0.0000619483,0.0001562399,0.000004778965,6.701417e-7,0.00004945373,0.0004397339],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8688074,"threshold_uncertainty_score":0.6961021,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2056511318","doi":"10.1109/jssc.2014.2298033","title":"A 160 GHz Pulsed Radar Transceiver in 65 nm CMOS","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":55,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Concordia University","keywords":"Transceiver; CMOS; Electrical engineering; Baseband; Bandwidth (computing); Transmitter; Chip; Phased array; Center frequency; Noise figure; Radar; Materials science; Electronic engineering; Amplifier; Engineering; Telecommunications; Band-pass filter; Antenna (radio); Channel (broadcasting)","retraction":null,"screen_n_in":null,"score":{"opus":0.01214505900331667,"gpt":0.2234914440252167,"spread":0.2113463850219001,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000962729,0.0004182565,0.0007824821,0.0006544362,0.00005379302,0.0000720798,0.0006280614,0.0002157229,0.000131163],"category_scores_gemma":[0.00009844497,0.0004062357,0.0002781744,0.0006012857,0.00008974303,0.0006455548,0.000001228085,0.001085632,0.0001027291],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004614696,"about_ca_system_score_gemma":0.0001443946,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002669383,"about_ca_topic_score_gemma":0.0000460724,"domain_scores_codex":[0.996954,0.000190777,0.001264067,0.0002478774,0.0005940392,0.0007491891],"domain_scores_gemma":[0.998652,0.000175216,0.0002506043,0.0003449334,0.0002398351,0.0003374024],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0000277642,0.000115269,0.0004549394,0.0001614892,0.0002723617,0.0007058046,0.00298525,0.1772013,0.7732932,0.00007495815,0.004190244,0.04051739],"study_design_scores_gemma":[0.009678395,0.0009876323,0.00913619,0.001750679,0.000288424,0.002705422,0.0004811244,0.02655034,0.9196522,0.01224741,0.01419094,0.002331247],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9249766,0.001317785,0.04740198,0.0001616546,0.003443095,0.0004417487,0.00006372666,0.0002322661,0.02196115],"genre_scores_gemma":[0.9987329,0.0003728553,0.00006221439,0.0001536067,0.000403161,0.00000791737,0.000002100447,0.0001194163,0.0001458162],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.150651,"threshold_uncertainty_score":0.9998389,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2891024151","doi":"10.1109/jssc.2018.2865474","title":"A 0.13-<inline-formula> <tex-math notation=\"LaTeX\">$\\mu\\text{m}$ </tex-math> </inline-formula> CMOS SoC for Simultaneous Multichannel Optogenetics and Neural Recording","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Photoreceptor and optogenetics research","field":"Neuroscience","cited_by":54,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Université Laval","funders":"Weston Brain Institute; CMC Microsystems; Université Laval; Natural Sciences and Engineering Research Council of Canada; Northwestern University","keywords":"CMOS; Effective number of bits; Oversampling; Delta-sigma modulation; Computer science; Decimation; Chip; Noise (video); Electronic engineering; Successive approximation ADC; Integrator; Noise shaping; Electrical engineering; Bandwidth (computing); Filter (signal processing); Engineering; Capacitor; Voltage; Telecommunications; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.04689818118301842,"gpt":0.3260944563626665,"spread":0.2791962751796481,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","sts"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.002001462,0.001298944,0.001680837,0.001110744,0.00139486,0.0007800226,0.001915919,0.0005943301,0.00008417633],"category_scores_gemma":[0.003563143,0.001197057,0.0007612865,0.001231103,0.000932987,0.001152474,0.0003766154,0.001238655,0.0001621912],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006267244,"about_ca_system_score_gemma":0.0008191909,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001865161,"about_ca_topic_score_gemma":0.0001611569,"domain_scores_codex":[0.9898669,0.0004376018,0.002935011,0.001550614,0.002541504,0.002668327],"domain_scores_gemma":[0.990176,0.002573326,0.001822021,0.0009951418,0.002849637,0.001583907],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006961076,0.000569115,0.0002357099,0.0003410952,0.0001992344,0.0004452343,0.003808209,0.01931291,0.9408702,0.0002660998,0.0008696629,0.03238646],"study_design_scores_gemma":[0.005346952,0.002748898,0.0003492917,0.0004041708,0.0002229919,0.001362743,0.0001293023,0.565295,0.4091466,0.001303662,0.01230709,0.001383287],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.978272,0.0009381255,0.01332519,0.0003964761,0.003749146,0.001916287,0.001010051,0.0001487782,0.0002440072],"genre_scores_gemma":[0.9904676,0.002794361,0.002159947,0.0007533648,0.00228037,0.00007494786,0.00003215434,0.000353255,0.00108399],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5459821,"threshold_uncertainty_score":0.9999762,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2344959687","doi":"10.1109/jssc.2016.2544784","title":"Digitally Modulated CMOS Polar Transmitters for Highly-Efficient mm-Wave Wireless Communication","year":2016,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":54,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Predistortion; Amplifier; Transmitter; Phase-shift keying; Quadrature amplitude modulation; Electrical engineering; CMOS; Electronic engineering; Physics; Bandwidth (computing); Computer science; Telecommunications; Mathematics; Algorithm; Engineering; Decoding methods; Bit error rate; Channel (broadcasting)","retraction":null,"screen_n_in":null,"score":{"opus":0.02108120766589714,"gpt":0.2289499713505832,"spread":0.2078687636846861,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005950738,0.000379508,0.0005782845,0.0003793424,0.0001103973,0.00009463303,0.0006346341,0.0001805167,0.00001647449],"category_scores_gemma":[0.00006192572,0.0002954364,0.0003181199,0.0003231698,0.0001324035,0.0006092137,0.000002527406,0.0003765317,0.00002466061],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006817253,"about_ca_system_score_gemma":0.0001602466,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007609598,"about_ca_topic_score_gemma":0.000005490854,"domain_scores_codex":[0.9974061,0.0001035786,0.001173945,0.0002227614,0.0004700549,0.0006235151],"domain_scores_gemma":[0.9978781,0.0003219596,0.000376605,0.0005004891,0.0006273208,0.0002954845],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00003095514,0.00009297706,0.00003200233,0.00008415575,0.0004112163,0.00007142806,0.001359453,0.08127841,0.8617998,0.0001049799,0.002021333,0.05271328],"study_design_scores_gemma":[0.004362269,0.0004533847,0.000741208,0.001442089,0.0002124479,0.0007304632,0.0002098828,0.02689118,0.9582789,0.003587108,0.002049455,0.001041599],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6755284,0.0006419743,0.3209195,0.0003200842,0.0009801936,0.0004378486,0.0002673442,0.0001712631,0.0007333987],"genre_scores_gemma":[0.998891,0.0005154154,0.0001004328,0.00008203093,0.0001475353,0.00002108533,0.000007265623,0.0001338509,0.0001013736],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.3233626,"threshold_uncertainty_score":0.9999498,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2153506412","doi":"10.1109/jssc.2003.822898","title":"A CMOS 10-Gb/s Power-Efficient 4-PAM Transmitter","year":2004,"lang":"fr","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Transmitter; CMOS; Electrical engineering; Transmitter power output; Power (physics); Modulation (music); Voltage; Block (permutation group theory); Radio transmitter design; Electronic engineering; Pulse-amplitude modulation; Computer science; Physics; Telecommunications; Engineering; Channel (broadcasting); Pulse (music); Mathematics; Acoustics","retraction":null,"screen_n_in":null,"score":{"opus":0.016831649733661,"gpt":0.2607117921951085,"spread":0.2438801424614475,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004467306,0.0005423499,0.0007664089,0.0004321765,0.0001444308,0.00008385855,0.000718731,0.0003158717,0.0004817024],"category_scores_gemma":[0.00007385769,0.000528694,0.000410149,0.0005031795,0.0003192777,0.0005104349,0.00003827769,0.001120911,0.0003825031],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007621551,"about_ca_system_score_gemma":0.0002048633,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001043319,"about_ca_topic_score_gemma":0.000004637479,"domain_scores_codex":[0.996554,0.00004468215,0.001351986,0.0003174978,0.0006877892,0.001044097],"domain_scores_gemma":[0.9983817,0.00007791437,0.0004811391,0.000413662,0.0003448387,0.0003006838],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00004175489,0.0005877964,0.00005519995,0.0003328917,0.0005686881,0.001572804,0.003713012,0.865123,0.02979039,0.0005760781,0.005285638,0.09235277],"study_design_scores_gemma":[0.01640824,0.00424305,0.002023976,0.007348078,0.0009842864,0.006284233,0.003179742,0.003855878,0.4845618,0.05657137,0.4106227,0.003916638],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.599922,0.01624839,0.3621244,0.003726778,0.01468661,0.0003989483,0.0001989862,0.0002621885,0.002431639],"genre_scores_gemma":[0.9908484,0.003161412,0.002244449,0.0002290318,0.0005159148,0.000007211381,0.000001421355,0.000116969,0.00287517],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8612671,"threshold_uncertainty_score":0.9997165,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1998639405","doi":"10.1109/jssc.2004.833547","title":"6-k/spl Omega/ 43-Gb/s differential transimpedance-limiting amplifier with auto-zero feedback and high dynamic range","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Transimpedance amplifier; Fully differential amplifier; Physics; Differential amplifier; Omega; Amplifier; Dynamic range; Open-loop gain; Electrical engineering; Optoelectronics; Optics; Engineering; CMOS","retraction":null,"screen_n_in":null,"score":{"opus":0.009988384249062818,"gpt":0.2222742045180341,"spread":0.2122858202689713,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001802592,0.0003379032,0.0006070716,0.000166436,0.0001053923,0.0001081403,0.0002341752,0.0001197288,0.00002642521],"category_scores_gemma":[0.00001309016,0.0002751748,0.0001230376,0.0002022161,0.0001264781,0.0004776006,0.00001186826,0.0005834133,0.00001383969],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001679673,"about_ca_system_score_gemma":0.00008232206,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001113339,"about_ca_topic_score_gemma":0.00003649345,"domain_scores_codex":[0.9981376,0.00002755401,0.0006323348,0.0002157833,0.0004167618,0.0005699712],"domain_scores_gemma":[0.9991229,0.00006101081,0.0001846221,0.0001648021,0.0001323916,0.0003342988],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"observational","study_design_scores_codex":[0.0007803844,0.0007517546,0.002912276,0.002912133,0.003123308,0.003253565,0.01325143,0.5398208,0.3527052,0.002008328,0.000274818,0.07820597],"study_design_scores_gemma":[0.07306303,0.005056205,0.4949635,0.01065175,0.003139583,0.01017366,0.001920526,0.1976911,0.1658289,0.02547692,0.00353798,0.008496884],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9096924,0.0005991038,0.08829441,0.00006812383,0.0006358374,0.0001435961,0.00004888919,0.00008119508,0.0004364215],"genre_scores_gemma":[0.9983323,0.0008950704,0.0003938806,0.00008196791,0.0001640463,0.000004204564,0.00000277765,0.00007525324,0.00005048513],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4920512,"threshold_uncertainty_score":0.99997,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2899996489","doi":"10.1109/jssc.2018.2874013","title":"A Type-I Sub-Sampling PLL With a <inline-formula> <tex-math notation=\"LaTeX\">$100\\times100\\,\\,\\mu\\text{m}^{2}$ </tex-math> </inline-formula> Footprint and −255-dB FOM","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; Indian Institute of Technology Madras; CMC Microsystems; Intel Corporation","keywords":"Voltage-controlled oscillator; Phase-locked loop; Figure of merit; Phase noise; CMOS; Jitter; dBc; Physics; Electrical engineering; Loop (graph theory); Electronic engineering; Voltage; Mathematics; Engineering; Optoelectronics","retraction":null,"screen_n_in":null,"score":{"opus":0.02356724713707766,"gpt":0.2703665669631488,"spread":0.2467993198260711,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.001083337,0.001312105,0.001656223,0.001042504,0.0005868364,0.0003504814,0.001197346,0.0005700465,0.00004045982],"category_scores_gemma":[0.0003129368,0.001116823,0.0003591572,0.001231102,0.000587408,0.00138504,0.0002627191,0.001332064,0.0001971823],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006077774,"about_ca_system_score_gemma":0.000365129,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007211213,"about_ca_topic_score_gemma":0.000118148,"domain_scores_codex":[0.9934158,0.00007611093,0.00238441,0.0009317077,0.001399278,0.001792712],"domain_scores_gemma":[0.9951972,0.0003588683,0.001251364,0.001050612,0.001517165,0.000624836],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000991598,0.001084936,0.001754918,0.001603777,0.003528046,0.001276056,0.007121603,0.1367027,0.6008462,0.01044112,0.002962033,0.231687],"study_design_scores_gemma":[0.02542836,0.01088102,0.01303311,0.00818966,0.002390668,0.007791841,0.001565592,0.266246,0.3755963,0.02860662,0.2494937,0.01077713],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9173028,0.002859087,0.07471073,0.0002373457,0.002077867,0.0008255951,0.0001661454,0.0007651203,0.001055327],"genre_scores_gemma":[0.9853297,0.003882302,0.008715197,0.0001957827,0.001013817,0.00004403941,0.00003397044,0.0003331464,0.0004520085],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2465317,"threshold_uncertainty_score":0.999963,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}