{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":56,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":56,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"4659969d2623","filters":{"venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing"}},"results":[{"id":"W2009035836","doi":"10.1109/tcsii.2007.892215","title":"Real-Time Dynamic Voltage Loop Scheduling for Multi-Core Embedded Systems","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":111,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"St. Francis Xavier University","funders":"","keywords":"Computer science; Dynamic voltage scaling; Dynamic priority scheduling; Scheduling (production processes); Real-time computing; Energy consumption; Voltage; Parallel computing; Embedded system; Engineering; Mathematical optimization; Schedule; Operating system; Electrical engineering; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.03399654071696992,"gpt":0.2824211772753988,"spread":0.2484246365584289,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0006901659,0.0002670531,0.0003636264,0.0002781752,0.0009385668,0.001118758,0.0002095777,0.0001577797,5.284908e-7],"category_scores_gemma":[0.000007533015,0.0002428224,0.00007804057,0.0003332956,0.00007582493,0.0008231463,0.000006738653,0.0001619081,0.000001818442],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005373554,"about_ca_system_score_gemma":0.0000721777,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003150029,"about_ca_topic_score_gemma":0.000002808857,"domain_scores_codex":[0.9982383,0.00002550501,0.0005217513,0.0005661908,0.0002412663,0.0004069366],"domain_scores_gemma":[0.9990261,0.0001750061,0.0002035987,0.0001761861,0.0002141114,0.0002049769],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004633483,0.0004528737,0.00007545976,0.001101895,0.0001237527,0.00003462277,0.001930256,0.1464552,0.01312277,0.001868331,0.00003429036,0.8347542],"study_design_scores_gemma":[0.0004773601,0.0002027519,0.00001840905,0.0003947713,0.00001790079,0.00009009281,0.000200072,0.9978422,0.0002897353,0.00009854247,0.00005215331,0.0003160365],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01593941,0.0007453838,0.9816909,0.000008192932,0.0001548038,0.0004160276,0.00002320606,0.0004804533,0.0005415502],"genre_scores_gemma":[0.9945585,0.00003547462,0.004251106,0.00002056175,0.00004598092,0.00002580568,0.000006887521,0.00002440308,0.001031353],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.978619,"threshold_uncertainty_score":0.9999182,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2143699720","doi":"10.1109/82.868458","title":"A fast parallel multiplier-accumulator using the modified Booth algorithm","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Datapath; Booth's multiplication algorithm; Computer science; Speedup; Multiplier (economics); Encoder; Accumulator (cryptography); Parallel computing; Algorithm; Computer hardware; 16-bit; Carry (investment); Adder","retraction":null,"screen_n_in":null,"score":{"opus":0.02234280248077349,"gpt":0.2208206817608095,"spread":0.198477879280036,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001298404,0.000308516,0.0003099759,0.0001207479,0.0008383917,0.0006817193,0.0001134258,0.0001282559,0.00001603036],"category_scores_gemma":[7.052412e-7,0.0002315994,0.00006537387,0.0002766925,0.0001176248,0.0008621595,0.000001242363,0.0002598012,0.000005963701],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005089686,"about_ca_system_score_gemma":0.00003493766,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003410774,"about_ca_topic_score_gemma":0.000002989493,"domain_scores_codex":[0.9986486,0.00002211106,0.000373601,0.0003169258,0.0002550962,0.0003836359],"domain_scores_gemma":[0.99955,0.0000505652,0.00004645179,0.0001464294,0.00004242751,0.0001641369],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008475056,0.00003978492,0.00001090325,0.0001168386,0.00005124677,0.000006373591,0.0006858694,0.4130332,0.0007900939,0.000008045392,0.000009274091,0.5852399],"study_design_scores_gemma":[0.0005545827,0.00008520085,0.00004175139,0.0002053322,0.00004508503,0.0001271093,0.0003024231,0.9975893,0.0002815091,0.00002407097,0.0003979636,0.0003456101],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1784838,0.001937216,0.8171289,0.000006732584,0.000142544,0.0002805887,0.00005590027,0.0002132286,0.001751091],"genre_scores_gemma":[0.9992462,0.000111559,0.00005879019,0.00002646691,0.0001021052,0.00002820618,0.000003171054,0.00004781468,0.0003756917],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8207624,"threshold_uncertainty_score":0.9444352,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2167265353","doi":"10.1109/tcsii.2004.842009","title":"Optimal filtering for multirate systems","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Stability and Control of Uncertain Systems","field":"Engineering","cited_by":95,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Constraint (computer-aided design); Reduction (mathematics); Control theory (sociology); Mathematical optimization; Product (mathematics); State (computer science); Sampling (signal processing); Matrix (chemical analysis); Computer science; Linear matrix inequality; Mathematics; Filter (signal processing); Algorithm; Control (management); Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.02071660938222372,"gpt":0.2197766622192079,"spread":0.1990600528369841,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002052201,0.000268926,0.0003955798,0.0001238779,0.0004963823,0.0007464801,0.00007798237,0.0001307705,0.000002318608],"category_scores_gemma":[0.000003039373,0.0002447484,0.00008072015,0.0001118513,0.0000609171,0.0007170477,0.000001346266,0.0001452868,0.000002461708],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006159928,"about_ca_system_score_gemma":0.00002345792,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002364149,"about_ca_topic_score_gemma":0.000007820104,"domain_scores_codex":[0.9986625,0.00001829456,0.0004622033,0.0003267572,0.0001778659,0.0003523738],"domain_scores_gemma":[0.9994553,0.0001205829,0.00006228047,0.0001054812,0.00008408556,0.000172254],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000271963,0.00005358853,0.00002099571,0.001016881,0.00008726111,0.000002660948,0.0007127117,0.6392563,0.002983148,0.00006848025,0.00002354501,0.3557472],"study_design_scores_gemma":[0.0008522052,0.000197551,0.00001421054,0.0004194738,0.00004236977,0.00008276067,0.0009050188,0.9925784,0.0003176371,0.000009676917,0.004209131,0.0003715142],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1109162,0.004857512,0.8818448,0.0000187933,0.0003222228,0.0004973809,0.0001330435,0.0002459215,0.001164186],"genre_scores_gemma":[0.9991369,0.00002991215,0.00002665475,0.00001414256,0.0002443786,0.0001388258,0.000004531336,0.00003723555,0.0003674117],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8882207,"threshold_uncertainty_score":0.998055,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2154621839","doi":"10.1109/tcsii.2006.873829","title":"On the implementation of input-feedforward delta-sigma modulators","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":79,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Feed forward; Adder; Constraint (computer-aided design); Computer science; Delta-sigma modulation; Path (computing); Control theory (sociology); Electronic engineering; Arithmetic; Control engineering; Mathematics; Artificial intelligence; Engineering; Control (management); Telecommunications; Computer network; Bandwidth (computing)","retraction":null,"screen_n_in":null,"score":{"opus":0.01243289156941676,"gpt":0.2123078315420665,"spread":0.1998749399726498,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001912924,0.0002455011,0.0002894732,0.0001746175,0.0004426055,0.0002427025,0.00008266848,0.00009817148,0.00001322031],"category_scores_gemma":[0.000001460154,0.0001845525,0.000079746,0.0002487279,0.0001001121,0.0003606566,0.000001235299,0.0001771886,0.000001982356],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003999623,"about_ca_system_score_gemma":0.00003264088,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001307345,"about_ca_topic_score_gemma":0.00002471918,"domain_scores_codex":[0.9987372,0.00003064367,0.0004398952,0.0002503516,0.0002723435,0.0002695377],"domain_scores_gemma":[0.9995281,0.0001147412,0.00009087651,0.0001072601,0.00007089906,0.00008813634],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002947287,0.0002161485,0.0005229648,0.0008362128,0.0002810995,0.00001572744,0.00132613,0.2072811,0.010633,0.02745948,0.0005516724,0.750847],"study_design_scores_gemma":[0.01166108,0.007168765,0.009216261,0.005333957,0.001821701,0.0009976223,0.02611688,0.7451549,0.09512699,0.08475962,0.004578867,0.008063423],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2888896,0.0007694704,0.7073969,0.000007451043,0.0000881862,0.0002169677,0.00008681095,0.00009133077,0.002453265],"genre_scores_gemma":[0.999704,0.00002276202,9.589419e-7,0.00002728138,0.00005853217,0.00002774679,0.00001002532,0.00003049113,0.0001181755],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7427836,"threshold_uncertainty_score":0.7525833,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2113291399","doi":"10.1109/tcsii.2003.815020","title":"Novel approach to the design of direct digital frequency synthesizers based on linear interpolation","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":79,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada","funders":"CMC Microsystems","keywords":"Spurious-free dynamic range; Interpolation (computer graphics); Linear phase; Spurious relationship; Linear interpolation; Algorithm; Computer science; Sine; Dynamic range; Sine wave; Direct digital synthesizer; Electronic engineering; Mathematics; Filter (signal processing); Engineering; Phase noise; Telecommunications; Frequency synthesizer; Electrical engineering; Phase-locked loop","retraction":null,"screen_n_in":null,"score":{"opus":0.04092386196837652,"gpt":0.2486332864599392,"spread":0.2077094244915627,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004111207,0.0001884941,0.0002610974,0.000139572,0.0003853916,0.000597347,0.0001790929,0.00006305415,7.322394e-7],"category_scores_gemma":[0.00003522673,0.0001246364,0.00006119731,0.0004407714,0.00007363404,0.0006026544,0.00000249001,0.0001402871,9.52063e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001978729,"about_ca_system_score_gemma":0.00006314011,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001373951,"about_ca_topic_score_gemma":1.706267e-7,"domain_scores_codex":[0.9987211,0.00008608464,0.0003092867,0.0003952192,0.0002794712,0.0002088788],"domain_scores_gemma":[0.9991335,0.0003707075,0.0001069813,0.0001648645,0.00008000513,0.0001439085],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001660384,0.0005067145,0.00002892497,0.0001242844,0.00003624438,0.000001980764,0.0006327373,0.0667339,0.002330997,0.001444192,0.000004536538,0.9281389],"study_design_scores_gemma":[0.0002635554,0.0005645648,0.0000223315,0.0002577084,0.0000164144,0.00003350708,0.000194251,0.9971427,0.0008216793,0.0003198938,0.0001137319,0.000249613],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0003718717,0.000139757,0.9940474,0.00004183901,0.00009837282,0.0002568165,0.00002704105,0.00004536058,0.00497154],"genre_scores_gemma":[0.991254,0.000002284441,0.008551411,0.00006838985,0.00002347482,0.00002299854,6.923496e-7,0.00001176264,0.00006500608],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9908821,"threshold_uncertainty_score":0.5760232,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2010482300","doi":"10.1109/82.996053","title":"The design of hybrid carry-lookahead/carry-select adders","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":73,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Carry (investment); Computer science; Carry-save adder; Path (computing); Arithmetic; Serial binary adder; Generator (circuit theory); Critical path method; Computer hardware; Parallel computing; Power (physics); Mathematics; Engineering; Telecommunications; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.02000230068465069,"gpt":0.1896240523187556,"spread":0.169621751634105,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002189461,0.0002760284,0.0003272658,0.000154316,0.0007087038,0.0004149909,0.0001276646,0.00007763653,0.000009302241],"category_scores_gemma":[0.000003722156,0.0002087918,0.00006570222,0.0002813399,0.0001665044,0.0006373266,0.000001502493,0.0002389542,0.000005012756],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004062669,"about_ca_system_score_gemma":0.00002738737,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001194648,"about_ca_topic_score_gemma":0.000002442144,"domain_scores_codex":[0.9985864,0.00003742399,0.0004354058,0.0002696786,0.0002875509,0.0003835654],"domain_scores_gemma":[0.9993786,0.0001725545,0.00007649325,0.00014363,0.00008294165,0.0001458025],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002303903,0.0001026033,0.00006304302,0.0006613692,0.0002241788,0.00002027817,0.00133143,0.2273784,0.00568136,0.00004506546,0.0005466168,0.7639226],"study_design_scores_gemma":[0.0007560871,0.0005165388,0.00002625275,0.0004798479,0.00009980882,0.0002705748,0.0005948435,0.9882156,0.00728893,0.00008680909,0.001084778,0.0005799095],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0547294,0.01021166,0.9310845,0.00001872561,0.0002934048,0.0003861896,0.00004552949,0.0002163686,0.003014186],"genre_scores_gemma":[0.9990907,0.0004307565,0.000009989685,0.00001162985,0.00005619439,0.00003112783,0.000001418247,0.00004114714,0.0003270405],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9443613,"threshold_uncertainty_score":0.8514282,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2110964643","doi":"10.1109/82.964998","title":"Low 1/f noise CMOS active mixers for direct conversion","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":69,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"CMC Microsystems","keywords":"PMOS logic; NMOS logic; CMOS; Electrical engineering; Biasing; Noise figure; Noise (video); Active load; Optoelectronics; Physics; Electronic engineering; Materials science; Engineering; Transistor; Voltage; Computer science; Amplifier","retraction":null,"screen_n_in":null,"score":{"opus":0.01631682818997117,"gpt":0.2100688789620984,"spread":0.1937520507721272,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001081004,0.0002893809,0.0003431125,0.0001934153,0.0004849535,0.0003714437,0.00008057487,0.0001610035,0.000008377061],"category_scores_gemma":[0.00000445435,0.0002657663,0.00008520808,0.0002584229,0.00009391376,0.0008128593,2.701376e-7,0.0001976183,0.000003566306],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001054704,"about_ca_system_score_gemma":0.00004253808,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002358556,"about_ca_topic_score_gemma":0.000004217688,"domain_scores_codex":[0.9987814,0.00001935164,0.000308944,0.0003534229,0.000184474,0.0003524254],"domain_scores_gemma":[0.9994256,0.0001181251,0.00005663233,0.00009873639,0.000103146,0.0001977381],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006565345,0.0001469004,0.00006403149,0.0008894389,0.0002279117,0.00003580227,0.001107331,0.04757355,0.0360261,0.00005353619,0.0001857302,0.913624],"study_design_scores_gemma":[0.005142976,0.002078217,0.000189312,0.003457308,0.0005429808,0.001159042,0.005350823,0.8229476,0.1477102,0.0007306233,0.007537872,0.003153058],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.120702,0.001801684,0.8535456,0.0000171755,0.0004403375,0.0006404969,0.0002131376,0.0004057557,0.02223379],"genre_scores_gemma":[0.9991955,0.0001392026,0.000002984861,0.00002393901,0.00007134721,0.00006969071,0.00000997296,0.00004647076,0.0004409036],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.910471,"threshold_uncertainty_score":0.9999794,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2150626172","doi":"10.1109/tcsii.2005.857089","title":"A low-power CMOS analog multiplier","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":68,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Analog multiplier; CMOS; Spice; Multiplier (economics); Electronic engineering; Computer science; Power consumption; Analogue electronics; Chip; Linearity; Electronic circuit; Power (physics); Electrical engineering; Engineering; Analog signal; Telecommunications; Physics; Digital signal processing","retraction":null,"screen_n_in":null,"score":{"opus":0.009821190194176018,"gpt":0.1908573579299105,"spread":0.1810361677357344,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001706987,0.0004177297,0.0004659849,0.0002699405,0.0006580399,0.0006154536,0.0001082781,0.0002182429,0.00001982653],"category_scores_gemma":[0.00000221453,0.000381395,0.0001155642,0.0003314859,0.0001543032,0.0007069412,0.000002040537,0.0003259088,0.00001474055],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006056684,"about_ca_system_score_gemma":0.0000429351,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005602851,"about_ca_topic_score_gemma":0.00001782152,"domain_scores_codex":[0.9981447,0.00002964756,0.0005249492,0.0004760873,0.0003115266,0.0005130956],"domain_scores_gemma":[0.999356,0.00008695311,0.00007620271,0.0001466395,0.00009491357,0.0002392892],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000563167,0.0007117397,0.0005295868,0.001592575,0.0003901798,0.0001966586,0.001381334,0.144063,0.02993758,0.003897052,0.001043251,0.8162007],"study_design_scores_gemma":[0.01554134,0.004632648,0.004937177,0.007628837,0.001550089,0.003952398,0.007602726,0.8704418,0.02641504,0.01831746,0.02523363,0.01374689],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07408627,0.003051462,0.908002,0.000004625339,0.0002103904,0.0002675381,0.00009437254,0.0003651764,0.01391822],"genre_scores_gemma":[0.9986902,0.00004352903,0.000003305448,0.00003832384,0.0001255572,0.00003875971,0.00001278461,0.00006217735,0.0009853687],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9246039,"threshold_uncertainty_score":0.9998638,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118477157","doi":"10.1109/82.877142","title":"An analytical model for current, delay, and power analysis of submicron CMOS logic circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":65,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University; University of Toronto","funders":"","keywords":"CMOS; Waveform; Inverter; Voltage; Electronic engineering; MOSFET; Propagation delay; Transistor; Spice; Electrical engineering; Power (physics); Semiconductor device modeling; Computer science; Engineering; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.02758765890880307,"gpt":0.2522416937849775,"spread":0.2246540348761744,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001892904,0.0003044356,0.0005661068,0.0004366071,0.0003273161,0.0003390193,0.00009758191,0.0001475904,0.00001436063],"category_scores_gemma":[0.000001604972,0.0002740818,0.0001115256,0.0005463636,0.0001327157,0.0009282323,0.000001224587,0.0001799868,8.638107e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000374257,"about_ca_system_score_gemma":0.00004029933,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001099923,"about_ca_topic_score_gemma":0.000009298208,"domain_scores_codex":[0.9984621,0.00001862394,0.0005105974,0.0004290205,0.0002186337,0.0003609859],"domain_scores_gemma":[0.999385,0.00006245096,0.00006650196,0.0001519933,0.0000981228,0.0002359255],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002808563,0.0001940047,0.0003391617,0.000554629,0.0004152421,0.000003305313,0.001041357,0.4829154,0.001762098,0.0001075581,0.00001369273,0.5126255],"study_design_scores_gemma":[0.0004656204,0.0002475947,0.0002221263,0.0001304102,0.0005114851,0.00002718407,0.0001047629,0.9976465,0.0001527825,0.00008777083,0.00006123882,0.0003425574],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4324106,0.001664032,0.5650014,0.000003078614,0.00004342317,0.0001912451,0.0001770248,0.00007990375,0.0004292436],"genre_scores_gemma":[0.9995856,0.0001869971,0.00001531511,0.00001310801,0.00002522834,0.00002696192,0.00001883089,0.00003441104,0.00009359778],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.567175,"threshold_uncertainty_score":0.9999712,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2128446766","doi":"10.1109/tcsii.2006.883103","title":"A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur Reduction","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":63,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"dBc; Frequency multiplier; Phase noise; Jitter; CMOS; Voltage-controlled oscillator; Multiplier (economics); Frequency offset; Phase-locked loop; Electrical engineering; Electronic engineering; Physics; Computer science; Engineering; Voltage; Orthogonal frequency-division multiplexing","retraction":null,"screen_n_in":null,"score":{"opus":0.01827238323677546,"gpt":0.2384945336597722,"spread":0.2202221504229967,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000631482,0.0002267547,0.0002512129,0.0001404199,0.0005382624,0.0003420855,0.00005309308,0.0001013941,0.000001736479],"category_scores_gemma":[0.000001276165,0.0001902294,0.00003785478,0.0001965024,0.0001171824,0.0007203689,0.000001129205,0.0001386067,7.241498e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005042695,"about_ca_system_score_gemma":0.00002367188,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001500914,"about_ca_topic_score_gemma":0.00000656292,"domain_scores_codex":[0.9989816,0.000006011528,0.000293064,0.000298358,0.0001415667,0.0002794196],"domain_scores_gemma":[0.9996821,0.00001643208,0.00007432381,0.00008666678,0.00008381894,0.00005664665],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000610546,0.0004946201,0.0001662481,0.001327094,0.0001048431,0.00001089828,0.0003782386,0.08656967,0.03411071,0.0002214195,0.00001940648,0.8765358],"study_design_scores_gemma":[0.01090342,0.003745318,0.0004394754,0.002608882,0.0004269948,0.0008964253,0.005506913,0.9270021,0.0412692,0.002505615,0.002102027,0.002593632],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.383776,0.0006955877,0.6143827,0.0000110145,0.00009125345,0.0004149577,0.00005827077,0.0002783836,0.0002918415],"genre_scores_gemma":[0.9993221,0.00002418981,0.0002170902,0.000002705809,0.00005827114,0.0001432594,0.00002561146,0.00003210462,0.0001746954],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8739422,"threshold_uncertainty_score":0.775733,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2124441272","doi":"10.1109/tcsii.2004.834536","title":"A Regulated Body-Driven CMOS Current Mirror for Low-Voltage Applications","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University","funders":"","keywords":"Current mirror; Cascode; CMOS; Swing; Voltage; Current (fluid); Electrical engineering; Power (physics); Electronic engineering; Noise (video); Threshold voltage; Computer science; Physics; Engineering; Transistor; Acoustics","retraction":null,"screen_n_in":null,"score":{"opus":0.01792396725749489,"gpt":0.2282838754917109,"spread":0.210359908234216,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001165144,0.0003273058,0.0003818688,0.0002022117,0.0007188926,0.0004033386,0.0001068523,0.0001511954,0.000003422783],"category_scores_gemma":[0.000002140332,0.000309747,0.000112918,0.0002857374,0.000112371,0.0005080235,0.000001543248,0.0002328138,0.000005952903],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008303789,"about_ca_system_score_gemma":0.00007405768,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001776377,"about_ca_topic_score_gemma":0.000008370316,"domain_scores_codex":[0.9985052,0.00001208355,0.0004476288,0.0004273239,0.0002068266,0.0004009579],"domain_scores_gemma":[0.9993464,0.00006309256,0.00007868557,0.000135232,0.0001173633,0.0002592597],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003554914,0.000461693,0.00002946453,0.002757538,0.0002475982,0.00001300387,0.001025826,0.06602659,0.02924426,0.00580597,0.00008050004,0.894272],"study_design_scores_gemma":[0.02583607,0.005224955,0.0008028969,0.01439162,0.002579445,0.00197017,0.00568014,0.7844273,0.03149833,0.05868686,0.05690907,0.01199317],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01343078,0.003308717,0.9812203,0.000005968423,0.0001384935,0.0007439976,0.0001962068,0.0003023549,0.0006531767],"genre_scores_gemma":[0.9992219,0.0001014361,0.000009069846,0.00001852471,0.00008391844,0.000303585,0.00002944612,0.00005399597,0.0001781496],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9857911,"threshold_uncertainty_score":0.9999354,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2125854233","doi":"10.1109/tcsii.2003.816917","title":"Optimal design of multichannel transmultiplexers with stopband energy and passband magnitude constraints","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Stopband; Passband; Quadratic equation; Elliptic filter; Finite impulse response; Transition band; Mathematical optimization; Magnitude (astronomy); Quadratic programming; Control theory (sociology); Distortion (music); Iterative design; Impulse (physics); Optimal design; Energy (signal processing); Computer science; Mathematics; Filter (signal processing); Filter design; Algorithm; Prototype filter; Band-pass filter; Physics; Electronic engineering; Scheduling (production processes); Engineering; Geometry; Bandwidth (computing); Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02982948633655695,"gpt":0.2264486844452663,"spread":0.1966191981087093,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001684192,0.0002220409,0.0002793751,0.0001595084,0.0003237554,0.0006774096,0.00008692518,0.00006209139,0.000002230541],"category_scores_gemma":[0.000002742477,0.0001793939,0.00002902495,0.0001967066,0.0002368802,0.001308673,0.000001932269,0.00007197166,1.515658e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001328356,"about_ca_system_score_gemma":0.00007681669,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001679231,"about_ca_topic_score_gemma":0.00000364801,"domain_scores_codex":[0.9987327,0.00005645583,0.0003222925,0.000400173,0.0002374964,0.0002508912],"domain_scores_gemma":[0.999411,0.0001139094,0.0001096169,0.00009036783,0.0001004349,0.0001746711],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00007532361,0.0003132804,0.0001519188,0.0003479949,0.0001353817,0.00002792988,0.002957433,0.01261669,0.00680712,0.002975505,0.000009495827,0.9735819],"study_design_scores_gemma":[0.01481364,0.00944884,0.0004790045,0.002242278,0.000360497,0.002693079,0.007095803,0.9109595,0.04619287,0.001913275,0.0007831668,0.003018022],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02155398,0.0004448781,0.9769804,0.00001260211,0.00003937038,0.0001985402,0.00003267155,0.00003806615,0.0006994224],"genre_scores_gemma":[0.9989668,0.00003648055,0.0008101824,0.00003146553,0.000007231061,0.00001855332,0.000002174501,0.00001248563,0.0001146459],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9774128,"threshold_uncertainty_score":0.7315472,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2157461133","doi":"10.1109/82.924072","title":"Differential signaling with a reduced number of signal paths","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Viterbi algorithm; SIGNAL (programming language); Viterbi decoder; Encoder; Computer science; Algorithm; Transmitter; Noise (video); Differential (mechanical device); Sequence (biology); Decoding methods; Electronic engineering; Mathematics; Telecommunications; Channel (broadcasting); Physics; Engineering; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.01625076950116733,"gpt":0.2266688635296004,"spread":0.2104180940284331,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004366945,0.0002295208,0.0003101329,0.0001108065,0.0002775394,0.0001664762,0.0000725737,0.0001027124,0.00002088732],"category_scores_gemma":[0.000001071357,0.0001806629,0.00003965901,0.0002154313,0.0001364605,0.0004490172,0.000002202342,0.000183129,9.680748e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002164698,"about_ca_system_score_gemma":0.00001741563,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007322894,"about_ca_topic_score_gemma":0.000001646264,"domain_scores_codex":[0.9989703,0.00000908415,0.0003138545,0.0002460194,0.0002070728,0.0002537179],"domain_scores_gemma":[0.9996687,0.00004142156,0.00006979007,0.00008325937,0.00005391654,0.00008294457],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006123058,0.0001761257,0.0007334447,0.0005625992,0.0001719296,0.00003075961,0.0005350686,0.02891533,0.02927269,0.000140645,0.00000650219,0.9393937],"study_design_scores_gemma":[0.01117168,0.005122147,0.0009539476,0.01103111,0.001119846,0.00417843,0.01676784,0.7391182,0.19645,0.005136315,0.002465963,0.00648448],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5022696,0.0003207868,0.4957883,0.00000324906,0.00004993633,0.00009246175,0.00002191882,0.0001472946,0.00130647],"genre_scores_gemma":[0.9996323,0.0000833286,0.00002949069,0.000004418346,0.00003668547,0.0000205285,0.0000032578,0.00002678081,0.0001631936],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.9329092,"threshold_uncertainty_score":0.7367219,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2010649675","doi":"10.1109/tcsii.2005.854589","title":"A new topology for a current-mode wheatstone bridge","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Innovative Energy Harvesting Technologies","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Wheatstone bridge; Resistor; Topology (electrical circuits); Computer science; Current conveyor; Electronic engineering; Linearization; Mode (computer interface); Superposition principle; Voltage; Current (fluid); Bridge (graph theory); Control theory (sociology); Electrical engineering; Engineering; Nonlinear system; Mathematics; Physics; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.02417967892340282,"gpt":0.2505206573983552,"spread":0.2263409784749523,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006481369,0.00020003,0.0002495121,0.0001877828,0.0003291397,0.00024728,0.0000666785,0.0001110264,0.000001389861],"category_scores_gemma":[0.000003805925,0.0001875119,0.00003833339,0.0002217939,0.00008948209,0.0003663327,0.000001626307,0.0001648824,7.445631e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003661482,"about_ca_system_score_gemma":0.00003493612,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000101058,"about_ca_topic_score_gemma":0.00002498679,"domain_scores_codex":[0.9990959,0.000006909109,0.000278782,0.0002488393,0.00009567325,0.0002738762],"domain_scores_gemma":[0.999699,0.00005782943,0.00004565094,0.00007520807,0.0000647511,0.00005754449],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00000890975,0.00004925004,0.00008250723,0.0004040899,0.00003313927,0.000003186896,0.0001319686,0.02152547,0.00330855,0.003064641,0.0003380993,0.9710502],"study_design_scores_gemma":[0.00713545,0.002093584,0.002666646,0.003749817,0.0003622473,0.001068006,0.001086751,0.8771455,0.02907524,0.03889258,0.0323196,0.004404603],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07331289,0.002344009,0.9223162,0.00002439237,0.0002107226,0.0001526879,0.0000598005,0.000431425,0.001147854],"genre_scores_gemma":[0.9993622,0.00001998804,0.00008902814,0.000007089024,0.0001162113,0.00003647225,0.000008717158,0.000027447,0.0003328215],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9666456,"threshold_uncertainty_score":0.7646514,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2160271099","doi":"10.1109/tcsii.2004.829571","title":"Capacity of Stable Periodic Solutions in Discrete-Time Bidirectional Associative Memory Neural Networks","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Neural Networks Stability and Synchronization","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Bidirectional associative memory; Content-addressable memory; Artificial neural network; Stability (learning theory); Bifurcation; Associative property; Computer science; Discrete time and continuous time; Relation (database); Mathematics; Control theory (sociology); Topology (electrical circuits); Pure mathematics; Nonlinear system; Artificial intelligence; Physics; Combinatorics","retraction":null,"screen_n_in":null,"score":{"opus":0.02106999532856454,"gpt":0.2130864323209916,"spread":0.192016436992427,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002596934,0.0001653637,0.0002872267,0.0001395873,0.0006831057,0.00036501,0.0001096717,0.0001011359,0.000002669158],"category_scores_gemma":[0.000006180321,0.0001512483,0.00005645813,0.0005105239,0.000160917,0.001376227,0.00000631726,0.0002237236,4.529981e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000107861,"about_ca_system_score_gemma":0.0000858247,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001664441,"about_ca_topic_score_gemma":0.00007083407,"domain_scores_codex":[0.9986694,0.00007118132,0.00036964,0.0003601687,0.0002396932,0.0002898478],"domain_scores_gemma":[0.9994631,0.00009942652,0.0001335278,0.00009421222,0.0001068995,0.0001027864],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001454133,0.0003048105,0.0005646782,0.0001305641,0.00003611084,0.000005740525,0.001803612,0.8628616,0.000620546,0.0008431604,0.000003885829,0.1328107],"study_design_scores_gemma":[0.0005065432,0.0002240583,0.0009822557,0.0002015716,0.00001366809,0.00004339981,0.0001694479,0.9967124,0.0001170184,0.0008057814,0.00000622067,0.0002175688],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1650758,0.0005487831,0.8336467,0.00008538563,0.0001132789,0.000162736,0.00002891777,0.00005129928,0.0002871636],"genre_scores_gemma":[0.9997898,0.00001690258,0.00002660327,0.00002141387,0.00003649767,0.00001305437,0.000003928373,0.000007463422,0.0000843589],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.834714,"threshold_uncertainty_score":0.6167727,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2165316881","doi":"10.1109/tcsii.2006.879097","title":"Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Capacitor; Spurious-free dynamic range; Pipeline (software); Computer science; Calibration; Linearity; Converters; Electronic engineering; Distortion (music); Successive approximation ADC; Sampling (signal processing); Dynamic range; Electrical engineering; Engineering; Mathematics; Voltage; Bandwidth (computing); Amplifier; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.01680062450902894,"gpt":0.2058709449751136,"spread":0.1890703204660847,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000136625,0.0002831188,0.0004136591,0.0002697839,0.0002089433,0.0003966672,0.00007503365,0.0001720688,0.000005153991],"category_scores_gemma":[0.000002057043,0.0002691858,0.00007206191,0.0003380989,0.0001214595,0.00113548,0.000001306535,0.0002128531,0.000001467845],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005209358,"about_ca_system_score_gemma":0.00004375997,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001171483,"about_ca_topic_score_gemma":0.00004066827,"domain_scores_codex":[0.9984896,0.00002318201,0.0006145106,0.0003066886,0.0002560281,0.0003100497],"domain_scores_gemma":[0.9995534,0.00007261169,0.00009103591,0.00009437362,0.00006833373,0.0001202276],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00007743666,0.000687408,0.001938004,0.002661879,0.000176481,0.00008025674,0.001816367,0.2678376,0.02677233,0.002978245,0.0003137013,0.6946603],"study_design_scores_gemma":[0.004626296,0.001220112,0.001307271,0.002573606,0.0002447732,0.0005580561,0.007414927,0.9641011,0.007829159,0.005999371,0.001234887,0.002890439],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2044739,0.001395676,0.7892923,0.000003375999,0.0001076494,0.0001780731,0.000102973,0.00011112,0.004334953],"genre_scores_gemma":[0.9993058,0.00002460761,0.000002455178,0.000007796624,0.00008944816,0.00001635008,0.00002552119,0.00003678237,0.0004911832],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7948319,"threshold_uncertainty_score":0.999976,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2029686497","doi":"10.1109/tcsii.2002.1013871","title":"A note on \"A high-speed residue-to-binary converter for three-moduli (2/sup k/ 2/sup k/ - 1, 2/sup k-1/ - 1) RNS and a scheme for its VLSI implementation\"","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":35,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Binary number; Moduli; Converters; Residue (chemistry); Mathematics; Product (mathematics); Very-large-scale integration; Residue number system; Square root; Algorithm; Arithmetic; Discrete mathematics; Physics; Voltage; Electrical engineering; Chemistry; Engineering; Quantum mechanics; Organic chemistry","retraction":null,"screen_n_in":null,"score":{"opus":0.03180795134612079,"gpt":0.2633215012386892,"spread":0.2315135498925684,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0002247511,0.0003268065,0.0003832524,0.0003174425,0.001271353,0.001083492,0.000195858,0.0001317916,0.000009182393],"category_scores_gemma":[0.000006758358,0.0002822757,0.0001085782,0.0004123496,0.0001167066,0.001020492,0.00000946806,0.0001410253,0.000003336231],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002876564,"about_ca_system_score_gemma":0.00004264724,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002963526,"about_ca_topic_score_gemma":0.00002207115,"domain_scores_codex":[0.9979784,0.00003033346,0.0004546632,0.0007727828,0.0002941634,0.0004696696],"domain_scores_gemma":[0.9989796,0.0002385567,0.0001165379,0.0001893006,0.0001913569,0.0002846579],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001816269,0.0005991264,0.0002276207,0.00141693,0.0002635423,0.00002129437,0.006826446,0.004156298,0.003017183,0.004221329,0.000756731,0.9783119],"study_design_scores_gemma":[0.003426933,0.003219979,0.0002991463,0.0005784036,0.0001164124,0.0001168403,0.0006880427,0.9861542,0.001337867,0.001828012,0.001434089,0.0008000835],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1136175,0.0008074078,0.8834659,0.0004492752,0.0001230745,0.001063651,0.0002238204,0.0001031937,0.0001461814],"genre_scores_gemma":[0.9988139,0.00002774438,0.0004348424,0.0002315083,0.0001151854,0.0001321247,0.000009835214,0.00002645717,0.0002083844],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9819979,"threshold_uncertainty_score":0.9999629,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2131004306","doi":"10.1109/tcsii.2005.862174","title":"A connectivity based clustering algorithm with application to VLSI circuit partitioning","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Cluster analysis; Very-large-scale integration; Computer science; Benchmark (surveying); Algorithm; Suite; Set (abstract data type); Parallel computing; Data mining; Artificial intelligence; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.01056449261623862,"gpt":0.1982182144374683,"spread":0.1876537218212297,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001172917,0.0002125572,0.0002371968,0.0001696662,0.000433791,0.0004521032,0.00004812679,0.00008795236,0.000001975281],"category_scores_gemma":[7.645326e-7,0.0001954191,0.00003131986,0.0002571772,0.00004552317,0.0004529864,0.000001086678,0.000138039,0.000001557477],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005232007,"about_ca_system_score_gemma":0.00002366569,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007500811,"about_ca_topic_score_gemma":0.00003741409,"domain_scores_codex":[0.9990171,0.00001438233,0.0002464069,0.000301998,0.0001732567,0.0002468552],"domain_scores_gemma":[0.9996356,0.00004520321,0.00004277028,0.00009097375,0.00006326717,0.0001221454],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000007215203,0.00007131096,0.0001161636,0.0002775381,0.00002222152,0.000007238386,0.0001422851,0.1394454,0.005813326,0.00005538017,0.0000130625,0.8540288],"study_design_scores_gemma":[0.0004644955,0.0003334073,0.0002741328,0.0005050921,0.00004279384,0.0001023601,0.0001463994,0.9921905,0.004820425,0.0002421867,0.0003715723,0.000506625],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01988775,0.0002678523,0.9769878,0.00001027035,0.00003228386,0.0003130814,0.00004302994,0.0004466288,0.002011308],"genre_scores_gemma":[0.9995258,0.000003840345,0.0001540075,0.00002644241,0.00006268605,0.0001356067,0.000008420924,0.00003362758,0.00004953028],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9796381,"threshold_uncertainty_score":0.796896,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2081289377","doi":"10.1109/tcsii.2006.889453","title":"New Systolic Algorithm and Array Architecture for Prime-Length Discrete Sine Transform","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Prime (order theory); Sine; Systolic array; Simple (philosophy); Algorithm; Convolution (computer science); Mathematics; Discrete sine transform; Transformation (genetics); Discrete cosine transform; Discrete mathematics; Computer science; Combinatorics; Very-large-scale integration; Mathematical analysis; Fourier transform; Geometry; Fourier analysis","retraction":null,"screen_n_in":null,"score":{"opus":0.02001259224966694,"gpt":0.2543285198812066,"spread":0.2343159276315396,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0002471909,0.0002529316,0.0002832386,0.0002095772,0.0005417409,0.001314248,0.0001309102,0.0000819679,9.835667e-7],"category_scores_gemma":[0.000002135862,0.0002093906,0.00006229601,0.0002424966,0.00006407029,0.001517527,0.000002736174,0.0001280734,5.039034e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002749467,"about_ca_system_score_gemma":0.00007136765,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003301237,"about_ca_topic_score_gemma":0.00001199033,"domain_scores_codex":[0.9984992,0.00001410704,0.0003935239,0.0004744135,0.0002457714,0.0003730422],"domain_scores_gemma":[0.9993147,0.0001109148,0.0000974835,0.0001094261,0.00006633604,0.0003011129],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001401122,0.00003415197,0.000005200535,0.0001550533,0.0000298689,0.000003189895,0.001039164,0.00005434557,0.001188945,0.000403157,0.00001127035,0.9970617],"study_design_scores_gemma":[0.03035347,0.02254398,0.002024953,0.007699231,0.00110382,0.008301046,0.00961341,0.6792291,0.1017929,0.06577768,0.06032387,0.01123644],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001619187,0.0008883493,0.9955355,0.0001217391,0.0001224333,0.0004744151,0.00006995224,0.0000984575,0.001069959],"genre_scores_gemma":[0.9974723,0.00002354344,0.001836265,0.0000734763,0.00008967768,0.00001640521,0.000009784667,0.00001789878,0.0004606626],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9958531,"threshold_uncertainty_score":0.9997225,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2059401322","doi":"10.1109/tcsii.2007.893734","title":"A Frequency-Translating Hybrid Architecture for Wide-Band Analog-to-Digital Converters","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Baseband; Narrowband; Electronic engineering; Computer science; Bandwidth (computing); Analog signal processing; Analog signal; Channel (broadcasting); Converters; SIGNAL (programming language); Signal processing; Digital filter; Digital signal processing; Computer hardware; Engineering; Telecommunications; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01463184471660593,"gpt":0.2142368019828708,"spread":0.1996049572662648,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003396261,0.0004584579,0.0005269366,0.0003969881,0.0006832712,0.0007892608,0.0001340673,0.0001619144,0.000004444828],"category_scores_gemma":[0.00001037122,0.0004291107,0.0001509129,0.0003272044,0.0001334609,0.0007189894,0.000001435578,0.0003309111,0.000003877286],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000689748,"about_ca_system_score_gemma":0.0000594062,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002271115,"about_ca_topic_score_gemma":0.00002781606,"domain_scores_codex":[0.9978212,0.00001671047,0.000624324,0.0005468602,0.0002997863,0.0006911193],"domain_scores_gemma":[0.9989201,0.0002727059,0.00008227234,0.0001354034,0.0001173726,0.0004721452],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005299637,0.00008866644,0.0002900938,0.0009140184,0.0002285606,0.00005914665,0.001587822,0.01871352,0.01123908,0.0003395572,0.0001218857,0.9663647],"study_design_scores_gemma":[0.04268674,0.02303038,0.00338744,0.02546022,0.00465566,0.01476014,0.0353163,0.5680358,0.1072198,0.1040199,0.03592779,0.03549986],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04776353,0.001569231,0.9456844,0.00001481658,0.0002022547,0.0005358513,0.0002784347,0.0002802822,0.003671167],"genre_scores_gemma":[0.9994099,0.00001283448,0.00002258124,0.0001109052,0.0001289419,0.00004067238,0.00002376371,0.0000745797,0.0001758545],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9516463,"threshold_uncertainty_score":0.9998161,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2165275312","doi":"10.1109/tcsii.2006.882182","title":"A QRD-RLS-Based Predistortion Scheme for High-Power Amplifier Linearization","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Power Amplifier Design","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Predistortion; Linearization; Baseband; Amplifier; QR decomposition; Recursive least squares filter; Polynomial; Power (physics); Control theory (sociology); Inverse; Mathematics; Computer science; Algorithm; Nonlinear system; Telecommunications; Adaptive filter; Mathematical analysis; Artificial intelligence; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.01278115128318422,"gpt":0.2088635718430361,"spread":0.1960824205598519,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009213873,0.0002292832,0.0002398273,0.0001511957,0.0004005561,0.0003496998,0.00004722058,0.0001318751,0.00000422181],"category_scores_gemma":[0.000002755758,0.0002251994,0.00004872382,0.0001824133,0.00005895821,0.0005899997,6.674385e-7,0.0001265291,0.000001449719],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005923164,"about_ca_system_score_gemma":0.00003220185,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001423785,"about_ca_topic_score_gemma":0.000004942506,"domain_scores_codex":[0.9988977,0.00001053764,0.0003538347,0.0003061143,0.0001732529,0.0002585235],"domain_scores_gemma":[0.9995736,0.00006857021,0.00006658102,0.00009222038,0.00010313,0.00009589409],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009829942,0.0003452958,0.0002503638,0.001665329,0.0001105656,0.000007838399,0.0003887646,0.7406048,0.02902573,0.001190857,0.0003291508,0.2259831],"study_design_scores_gemma":[0.0024172,0.0006549433,0.0003744333,0.0006883151,0.0001268371,0.00004914253,0.0001863908,0.9806681,0.007731553,0.001993912,0.003936165,0.001173005],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02250062,0.0007049569,0.975087,0.000009282472,0.0002245858,0.000356449,0.0001280718,0.000259658,0.0007293571],"genre_scores_gemma":[0.999208,0.000005151064,0.0001864119,0.00001767829,0.00009883168,0.00008589203,0.00004414808,0.00004728571,0.0003065836],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9767074,"threshold_uncertainty_score":0.9183366,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2090556474","doi":"10.1109/tcsii.2007.902215","title":"CAVLC Encoder Design for Real-Time Mobile Video Applications","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Field-programmable gate array; Context-adaptive variable-length coding; Encoder; Bitstream; Computer hardware; Entropy encoding; Lookup table; Real-time computing; Frame rate; Embedded system; Computer architecture; Data compression; Context-adaptive binary arithmetic coding; Algorithm; Decoding methods","retraction":null,"screen_n_in":null,"score":{"opus":0.02747648634311899,"gpt":0.2548901152089705,"spread":0.2274136288658515,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003794008,0.0001964241,0.0002485134,0.0002137384,0.001005613,0.0007042446,0.0002602878,0.0001300045,0.000001310259],"category_scores_gemma":[0.000003916997,0.0001654614,0.00005856325,0.000320169,0.00009768333,0.000695979,0.000007214821,0.0001290036,0.000003230939],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002891071,"about_ca_system_score_gemma":0.00005887591,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001329581,"about_ca_topic_score_gemma":0.00000124066,"domain_scores_codex":[0.9986228,0.00001916016,0.0003455536,0.000489181,0.0002013265,0.0003219867],"domain_scores_gemma":[0.9991208,0.000286843,0.0001170747,0.0002094703,0.0001264246,0.0001393735],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000009514855,0.00009717533,0.000006316669,0.00009521897,0.00001884823,0.000002748619,0.0002876149,0.002755034,0.004208521,0.000822813,0.00006223265,0.991634],"study_design_scores_gemma":[0.002436236,0.002960947,0.0001023344,0.00127402,0.0001439935,0.0005561432,0.00230615,0.9198745,0.03755227,0.01788079,0.01269447,0.002218119],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.002787974,0.0008723618,0.9942393,0.00003241742,0.00006155705,0.0005501912,0.00001637369,0.0004119627,0.001027889],"genre_scores_gemma":[0.9979942,0.00005309028,0.000923003,0.00002798817,0.00003931005,0.000255167,0.000001598024,0.00001364829,0.0006919374],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9952063,"threshold_uncertainty_score":0.7734464,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2141484052","doi":"10.1109/82.974779","title":"A Sub-1-V 4-GHz CMOS VCO and a 12.5-GHz oscillator for low-voltage and high-frequency applications","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; Phase noise; NMOS logic; CMOS; PMOS logic; dBc; Electrical engineering; Topology (electrical circuits); Process corners; Offset (computer science); Electronic engineering; Voltage; Frequency offset; Physics; Engineering; Computer science; Transistor","retraction":null,"screen_n_in":null,"score":{"opus":0.01437245949433485,"gpt":0.2062071217051409,"spread":0.191834662210806,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001640377,0.0003743477,0.0004400376,0.0002445452,0.0007001615,0.0007110703,0.00008898098,0.0002114843,0.000003564062],"category_scores_gemma":[0.000005549329,0.0003507361,0.00005660929,0.0002932611,0.0001789622,0.0007920127,8.094102e-7,0.000244943,0.000001660918],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007040752,"about_ca_system_score_gemma":0.00005383227,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005517701,"about_ca_topic_score_gemma":0.00002916329,"domain_scores_codex":[0.9983632,0.00001815102,0.0004721816,0.000527252,0.0001978361,0.0004213874],"domain_scores_gemma":[0.9992293,0.0001338621,0.00007934342,0.0001540914,0.0001040436,0.0002994238],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002705559,0.0001595792,0.0008294207,0.001971752,0.0002471551,0.00003112225,0.0009279143,0.006208139,0.09072316,0.00113107,0.00006288481,0.8976808],"study_design_scores_gemma":[0.0189443,0.004934968,0.004178935,0.009480612,0.002419653,0.01092108,0.00872963,0.8239627,0.05710466,0.03155124,0.0149577,0.01281451],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1939963,0.005622942,0.7965643,0.00001899445,0.0001150184,0.0008347381,0.0002350749,0.0002668792,0.002345668],"genre_scores_gemma":[0.9988397,0.0004685597,0.00001900828,0.00002926917,0.0001075536,0.0003186468,0.00001222887,0.00006120264,0.0001437832],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8848662,"threshold_uncertainty_score":0.9998944,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2125398712","doi":"10.1109/tcsii.2002.805020","title":"Analysis of a half-rate bang-bang phase-locked-loop","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; Jitter; Lock (firearm); Loop (graph theory); Emphasis (telecommunications); Control theory (sociology); Range (aeronautics); Phase detector; Phase (matter); Computer science; Physics; Engineering; Mathematics; Control (management); Telecommunications; Aerospace engineering; Structural engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.0267169999807087,"gpt":0.2369673021302359,"spread":0.2102503021495272,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008358668,0.0002130965,0.0004126511,0.0004097842,0.000278646,0.0001725652,0.00008305486,0.0001069579,0.00002059149],"category_scores_gemma":[0.000003187015,0.0001871462,0.00008510389,0.0006831602,0.0001200649,0.0004929842,0.000002064579,0.000153026,0.000001514344],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002489473,"about_ca_system_score_gemma":0.000005580591,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000105472,"about_ca_topic_score_gemma":0.000008508739,"domain_scores_codex":[0.9989578,0.00001141729,0.0003728941,0.0002577307,0.0001594793,0.0002406631],"domain_scores_gemma":[0.9996136,0.00005671147,0.00007658078,0.0001184154,0.00005387851,0.0000807984],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000007583782,0.0002028694,0.0001502838,0.0003672897,0.0006941134,0.00001060183,0.0004793895,0.0710412,0.003318903,0.0000735621,0.00002463554,0.9236296],"study_design_scores_gemma":[0.0008759055,0.0003657296,0.0000507712,0.0003136121,0.0006312666,0.00002740696,0.001052724,0.9920839,0.003192271,0.0001114041,0.0007982876,0.0004967433],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3070225,0.004650586,0.6847932,0.00001380444,0.000107236,0.0001447865,0.0001184104,0.0003060479,0.00284339],"genre_scores_gemma":[0.999276,0.0002389235,0.000008156603,0.000009711573,0.00001770159,0.00001782821,0.000005586801,0.00001894286,0.0004071035],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9231328,"threshold_uncertainty_score":0.76316,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2113871668","doi":"10.1109/tcsii.2006.882802","title":"Design of 1-D Stable Variable Fractional Delay IIR Filters","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Infinite impulse response; 2D Filters; Mathematics; Control theory (sociology); Filter design; Variable (mathematics); Digital filter; Stability (learning theory); Filter (signal processing); Polynomial; Computer science; Applied mathematics; Mathematical analysis","retraction":null,"screen_n_in":null,"score":{"opus":0.03553745668923033,"gpt":0.2511096429665384,"spread":0.215572186277308,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004568095,0.0001795398,0.0002289367,0.0002244702,0.0004164969,0.0007147369,0.000146053,0.00007096388,0.000007402632],"category_scores_gemma":[0.000003359576,0.0001630108,0.00003666624,0.0003760757,0.00006840493,0.00242408,0.000004675263,0.0001148744,0.000001752312],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000347803,"about_ca_system_score_gemma":0.00009814722,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003489873,"about_ca_topic_score_gemma":0.000001567069,"domain_scores_codex":[0.9985389,0.00002915655,0.0004422966,0.0003550703,0.0003350194,0.0002995738],"domain_scores_gemma":[0.9992417,0.0001908023,0.0001575667,0.0001153087,0.0001371384,0.0001574944],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006445246,0.0003920816,0.0001196001,0.0003004399,0.0001138134,0.00002046253,0.001208706,0.01938527,0.01406813,0.004601275,0.0001258522,0.9595999],"study_design_scores_gemma":[0.004159489,0.004057589,0.0006025258,0.001357244,0.0001639866,0.001210405,0.001983871,0.9452695,0.02485415,0.01011836,0.004105077,0.002117808],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003323503,0.0002698514,0.9930544,0.00001535139,0.0001418846,0.0001969759,0.00002911797,0.00006296837,0.002905906],"genre_scores_gemma":[0.998578,0.000009469663,0.000828249,0.00005860998,0.00002781423,0.00000920328,0.000004745679,0.00001100287,0.0004729052],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9952545,"threshold_uncertainty_score":0.6892225,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2153909440","doi":"10.1109/tcsii.2002.801207","title":"A 1.2-V n-p-n-only integrator for log-domain filtering","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Integrator; Integrating ADC; Cutoff frequency; Passive integrator circuit; Biasing; BiCMOS; PMOS logic; Bipolar junction transistor; Chebyshev filter; Op amp integrator; Physics; Electrical engineering; Voltage; Transistor; Analogue filter; Electronic engineering; Filter (signal processing); Materials science; Engineering; Operational amplifier; CMOS; Capacitor; RC circuit; Amplifier","retraction":null,"screen_n_in":null,"score":{"opus":0.02436930848883416,"gpt":0.2074184231081614,"spread":0.1830491146193272,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001580957,0.0003373472,0.0004028665,0.000203748,0.0006383539,0.0005263202,0.00009312759,0.000160177,0.00001696194],"category_scores_gemma":[0.000004072987,0.0003070927,0.000107842,0.0002082665,0.00009533552,0.0005734716,0.000001439984,0.0002625558,0.000006646135],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005135469,"about_ca_system_score_gemma":0.00002024806,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000008027158,"about_ca_topic_score_gemma":0.000005701685,"domain_scores_codex":[0.998578,0.00002345977,0.0004073138,0.0003796026,0.000185663,0.0004260265],"domain_scores_gemma":[0.9994188,0.0001110312,0.00005871179,0.00009714034,0.00007487807,0.0002394301],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001768198,0.0001360701,0.00004790551,0.00102037,0.0001679519,0.00002557722,0.001392284,0.009663137,0.007739974,0.001574965,0.0003479577,0.9778661],"study_design_scores_gemma":[0.005529873,0.003369235,0.00008203941,0.003030183,0.000481825,0.002118739,0.006551144,0.9331998,0.004120569,0.007640278,0.02970672,0.004169562],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02373281,0.003504633,0.9677835,0.000006484443,0.0001797758,0.0003117165,0.00009770181,0.0002962257,0.004087145],"genre_scores_gemma":[0.9986662,0.0001046136,0.00001163503,0.00003528121,0.0001180753,0.00007162756,0.00000629958,0.00005740747,0.0009288179],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9749334,"threshold_uncertainty_score":0.9999381,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2088839215","doi":"10.1109/tcsii.2007.898891","title":"On the Error-Free Realization of a Scaled DCT Algorithm and Its VLSI Implementation","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Realization (probability); Very-large-scale integration; Computer science; Discrete cosine transform; Arithmetic; Algorithm; Computer engineering; Mathematics; Artificial intelligence; Embedded system; Statistics; Image (mathematics)","retraction":null,"screen_n_in":null,"score":{"opus":0.03394156028638141,"gpt":0.2772975117773618,"spread":0.2433559514909804,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004029857,0.0001589639,0.0001723228,0.0001759882,0.0004481555,0.0006185719,0.0001409952,0.00004809532,0.000003006065],"category_scores_gemma":[0.000005450692,0.0001190795,0.00003277864,0.0003099609,0.00005578047,0.001277953,0.000006765687,0.00007948749,6.044233e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002284717,"about_ca_system_score_gemma":0.00003474814,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002743739,"about_ca_topic_score_gemma":0.00001176912,"domain_scores_codex":[0.998741,0.00003622809,0.0003966826,0.0003071195,0.0003106245,0.0002083995],"domain_scores_gemma":[0.9993516,0.0001479743,0.000162321,0.0001244863,0.0001127613,0.000100839],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001115985,0.00007213192,0.00003362733,0.0001056813,0.00002649485,0.000003061544,0.00115168,0.0001034018,0.001149085,0.01052923,0.0000336453,0.9867808],"study_design_scores_gemma":[0.00929301,0.007701677,0.00534862,0.002305165,0.0003271354,0.000759535,0.01193096,0.8643098,0.04881714,0.04565897,0.0009895305,0.002558403],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04607558,0.0002373757,0.9520598,0.00006252804,0.00007115752,0.0002977297,0.00005547972,0.00004108685,0.001099289],"genre_scores_gemma":[0.9996907,0.00001809423,0.00005596107,0.00008684198,0.00002221273,0.00001188811,0.000007942959,0.000009170374,0.000097263],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9842224,"threshold_uncertainty_score":0.5964903,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2165839667","doi":"10.1109/tcsii.2005.850742","title":"Soft-bit decoding of regular low-density parity-check codes","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Decoding methods; Belief propagation; Parity bit; Low-density parity-check code; Algorithm; Sequential decoding; List decoding; Berlekamp–Welch algorithm; Computer science; Parity (physics); Bit (key); Point (geometry); Mathematics; Arithmetic; Concatenated error correction code; Error floor; Physics; Block code","retraction":null,"screen_n_in":null,"score":{"opus":0.0208737323771183,"gpt":0.24056303855863,"spread":0.2196893061815118,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003669161,0.0002142672,0.0003593891,0.0001911473,0.0005803706,0.0005493877,0.0002216747,0.0001206913,0.000001273396],"category_scores_gemma":[0.000009436546,0.0001991456,0.00007323585,0.0002958354,0.0001188259,0.001255555,0.000009647308,0.0002182147,0.000001227962],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004296134,"about_ca_system_score_gemma":0.00006070885,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005126653,"about_ca_topic_score_gemma":0.00002727714,"domain_scores_codex":[0.9984971,0.00004261563,0.0004283848,0.000460608,0.0002995309,0.0002717233],"domain_scores_gemma":[0.9991899,0.0001179571,0.0001870002,0.0002031512,0.0001600638,0.0001419247],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008708642,0.0001688247,0.0003693749,0.000327393,0.00003216363,0.00000849725,0.001177802,0.001223918,0.005698779,0.0006507957,0.00002236947,0.9903114],"study_design_scores_gemma":[0.001079684,0.0009298497,0.0006093488,0.002973538,0.0001103658,0.0008243618,0.0009162373,0.9128941,0.07452788,0.003164636,0.0005533156,0.001416681],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1529476,0.0006519302,0.8451205,0.00004786127,0.00007828302,0.0001279166,0.00000771888,0.0002305072,0.0007877036],"genre_scores_gemma":[0.9991521,0.00002400851,0.000542123,0.00004223277,0.00004657631,0.000008830338,8.836195e-7,0.00001387046,0.0001694375],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9888947,"threshold_uncertainty_score":0.8120922,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2112736588","doi":"10.1109/tcsii.2006.882204","title":"Degree-Matched Check Node Decoding for Regular and Irregular LDPCs","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Decoding methods; Degree (music); Low-density parity-check code; Node (physics); Mathematics; Degree distribution; List decoding; Parity (physics); Computer science; Algorithm; Discrete mathematics; Combinatorics; Arithmetic; Concatenated error correction code; Complex network","retraction":null,"screen_n_in":null,"score":{"opus":0.03121611143255829,"gpt":0.2437217073219459,"spread":0.2125055958893876,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0003222317,0.0002542603,0.0003355003,0.0001924117,0.0008653695,0.001143626,0.0001720413,0.0001335196,4.192949e-7],"category_scores_gemma":[0.000006355733,0.0002339892,0.00006498193,0.0002488715,0.0001001086,0.001071724,0.000007684728,0.0001490297,3.79717e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003828794,"about_ca_system_score_gemma":0.00005240337,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007030835,"about_ca_topic_score_gemma":0.00001992986,"domain_scores_codex":[0.998466,0.00002743693,0.0003769158,0.0005717686,0.0002245113,0.0003333796],"domain_scores_gemma":[0.999299,0.0001292094,0.0001439421,0.0001752962,0.0001247139,0.000127849],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001518999,0.0001426409,0.0003730984,0.00060601,0.00003952123,0.00001421412,0.0007824198,0.0009836336,0.008295604,0.00189605,0.0000711984,0.9867804],"study_design_scores_gemma":[0.001600806,0.0008073937,0.0005216048,0.001606013,0.000122778,0.0008985301,0.0007175836,0.9655831,0.01390675,0.0117603,0.001039497,0.001435589],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06105642,0.001485201,0.9359404,0.00007401077,0.0001118013,0.0002862937,0.00001382017,0.0003016855,0.0007304072],"genre_scores_gemma":[0.9980286,0.00001632281,0.001460406,0.00003946031,0.00006354135,0.00004472586,0.000002539179,0.00002265461,0.000321696],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9853448,"threshold_uncertainty_score":0.9998933,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2064493738","doi":"10.1109/tcsii.2006.889727","title":"Current-Mode Phase-Locked Loops— A New Architecture","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; CMOS; dBc; Phase noise; Inductor; PLL multibit; Electronic engineering; Capacitor; Offset (computer science); Inductance; Electrical engineering; Voltage-controlled oscillator; Engineering; Materials science; Voltage; Computer science","retraction":null,"screen_n_in":null,"score":{"opus":0.02610028079322511,"gpt":0.2795555638533263,"spread":0.2534552830601012,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000926038,0.0002765994,0.0002836245,0.0002279871,0.000387486,0.0002669125,0.00009834395,0.0001257929,0.000005317343],"category_scores_gemma":[0.000003633828,0.0002378828,0.00005218117,0.0002684824,0.0001054279,0.0004191297,0.000002745701,0.0003443716,0.000003007968],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003825777,"about_ca_system_score_gemma":0.00002654622,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009667407,"about_ca_topic_score_gemma":0.00002165509,"domain_scores_codex":[0.998758,0.000006214565,0.0003463549,0.0003051967,0.0002026986,0.0003815912],"domain_scores_gemma":[0.9995589,0.00005360182,0.00005502894,0.0001159814,0.00003619835,0.000180254],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00001441988,0.00007994541,0.00003284099,0.0002362524,0.0000381579,0.000004871283,0.0003597894,0.008453363,0.002314156,0.00005839011,0.00004293267,0.9883649],"study_design_scores_gemma":[0.02925091,0.005798014,0.0005344136,0.0135869,0.001309424,0.003180788,0.01117553,0.380273,0.0453531,0.03448497,0.4618482,0.01320473],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08968689,0.00487929,0.9033096,0.00001129311,0.0002455742,0.0001629659,0.00004909773,0.000437975,0.001217326],"genre_scores_gemma":[0.9992701,0.0001622738,0.00007201431,0.00001259445,0.0001054601,0.000009266002,0.000008250142,0.00002981841,0.0003302313],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9751601,"threshold_uncertainty_score":0.970058,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2137391703","doi":"10.1109/tcsii.2004.836056","title":"A Digital Blind Background Capacitor Mismatch Calibration Technique for Pipelined ADC","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Successive approximation ADC; Capacitor; Calibration; Computer science; Analog-to-digital converter; SIGNAL (programming language); Dynamic range; Electronic engineering; Effective number of bits; Electrical engineering; Engineering; Mathematics; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.0264428291026318,"gpt":0.2280123423970954,"spread":0.2015695132944637,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001607786,0.0003645799,0.0004043044,0.0002219216,0.0005919734,0.001026733,0.00009418739,0.0002407907,0.000003617101],"category_scores_gemma":[0.000004249508,0.0003398556,0.0001124637,0.0002543508,0.0001154835,0.001359173,0.000001433869,0.0002369205,0.00000284914],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008867378,"about_ca_system_score_gemma":0.00008395069,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001764455,"about_ca_topic_score_gemma":0.000007616075,"domain_scores_codex":[0.9984331,0.00001413951,0.00050225,0.0004179577,0.0002359938,0.0003965888],"domain_scores_gemma":[0.9993587,0.00008263281,0.00008063275,0.0001157011,0.0001138959,0.0002484002],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002165217,0.0006735793,0.00004509515,0.003559831,0.0004647291,0.00005923902,0.002638655,0.1121585,0.07729724,0.004286591,0.0003126305,0.7982874],"study_design_scores_gemma":[0.03543617,0.01062595,0.0001190754,0.01049594,0.001836539,0.005562119,0.01986716,0.711355,0.1143416,0.05998762,0.01635797,0.01401494],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01490443,0.001024603,0.9812484,0.00001022155,0.0001552907,0.0006719931,0.0002475371,0.0002626636,0.001474873],"genre_scores_gemma":[0.9990044,0.00002887869,0.00002149555,0.00002790226,0.0001877866,0.0001750426,0.00004086638,0.00006333651,0.0004503248],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9840999,"threshold_uncertainty_score":0.9999053,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2117377510","doi":"10.1109/tcsii.2006.873831","title":"A background calibration technique for multibit/stage pipelined and time-interleaved ADCs","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Calibration; Linearity; Electronic engineering; Capacitor; Voltage; Computer science; Amplifier; Operational amplifier; Effective number of bits; Mathematics; Electrical engineering; CMOS; Engineering; Statistics","retraction":null,"screen_n_in":null,"score":{"opus":0.01752627064021401,"gpt":0.2184015597943158,"spread":0.2008752891541018,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001965902,0.0003064652,0.0003705162,0.0001885129,0.0004855919,0.0005681938,0.00005790722,0.0001855975,0.000004880985],"category_scores_gemma":[0.000002297236,0.0002848784,0.00006994223,0.0001556509,0.00009762456,0.0007023616,0.000001528016,0.0001706573,0.000001506017],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004305155,"about_ca_system_score_gemma":0.00003261323,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005604695,"about_ca_topic_score_gemma":0.00001595283,"domain_scores_codex":[0.9986959,0.00002640102,0.0004365305,0.0003745943,0.0001544256,0.0003121301],"domain_scores_gemma":[0.9995046,0.0001118532,0.00007416101,0.00008708965,0.00007862996,0.0001436556],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002134949,0.0006135682,0.0002043487,0.005577421,0.0004079026,0.00006479251,0.001599711,0.06933486,0.3743663,0.005529034,0.0008160384,0.5412726],"study_design_scores_gemma":[0.002592223,0.0009671663,0.00007892934,0.001123425,0.0002385908,0.0003475471,0.001062445,0.9719469,0.01568883,0.00271733,0.001729015,0.001507577],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01666594,0.001406274,0.9794612,0.000004466122,0.00006568479,0.0005684007,0.0001617735,0.0002161072,0.001450149],"genre_scores_gemma":[0.9981054,0.00002550092,0.00002603041,0.00002080369,0.0001062661,0.0001065165,0.0000295007,0.00005046904,0.001529523],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9814395,"threshold_uncertainty_score":0.9999604,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2168336309","doi":"10.1109/tcsii.2003.808903","title":"Distortion analysis of high-frequency log-domain filters using Volterra series","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"McGill University","keywords":"Volterra series; Distortion (music); Capacitor; Frequency domain; Common emitter; Series (stratigraphy); Bipolar junction transistor; Mathematics; Electronic engineering; Algorithm; Applied mathematics; Transistor; Mathematical analysis; Physics; Engineering; Electrical engineering; Nonlinear system; Voltage; CMOS; Amplifier","retraction":null,"screen_n_in":null,"score":{"opus":0.01825054947982597,"gpt":0.2073565194525438,"spread":0.1891059699727179,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002106751,0.0002967014,0.000576056,0.0004881004,0.0004210557,0.0002199634,0.00007127945,0.0001426038,0.00001574448],"category_scores_gemma":[0.000003956337,0.0002812616,0.000140119,0.0007284579,0.0001594778,0.0007719372,9.855673e-7,0.0001734781,7.796598e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000779418,"about_ca_system_score_gemma":0.00004514616,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008250011,"about_ca_topic_score_gemma":0.00002523126,"domain_scores_codex":[0.9984913,0.00005522857,0.0005390677,0.0003458147,0.0002527829,0.0003157566],"domain_scores_gemma":[0.9994316,0.000051488,0.0001231082,0.000134231,0.00008957977,0.0001699893],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006127924,0.0004745402,0.002144062,0.00234037,0.003937612,0.00008774954,0.004584703,0.6579476,0.0835762,0.01480579,0.00004331799,0.2299968],"study_design_scores_gemma":[0.01115757,0.00592924,0.007168773,0.006915593,0.02094866,0.003073248,0.02922181,0.8080492,0.04882782,0.04274253,0.001823268,0.01414225],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2416776,0.00137251,0.7554372,0.000001123372,0.0001248499,0.0001130914,0.00009317508,0.00007872659,0.001101746],"genre_scores_gemma":[0.9997171,0.00005235272,0.00001751729,0.000009391824,0.00002587014,0.00001226585,0.00001455386,0.00003204671,0.0001188663],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7580395,"threshold_uncertainty_score":0.9999639,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1979827374","doi":"10.1109/82.959871","title":"A low latency architecture for computing multiplicative inverses and divisions in GF(2/sup m/)","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University; University of Saskatchewan","funders":"","keywords":"Finite field; Multiplicative inverse; Latency (audio); Division (mathematics); Computer science; Inverse; Multiplicative function; Architecture; Arithmetic; Multiplication (music); Galois theory; Inversion (geology); Finite field arithmetic; Mathematics; Discrete mathematics; Parallel computing; Combinatorics; Telecommunications; Mathematical analysis","retraction":null,"screen_n_in":null,"score":{"opus":0.02076734642915752,"gpt":0.2386101384308808,"spread":0.2178427920017232,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002003626,0.0001787518,0.0002335612,0.000243118,0.0007180256,0.0005509482,0.0001256453,0.00007234558,5.678538e-7],"category_scores_gemma":[0.00000642125,0.0001514824,0.00005167835,0.0003898718,0.0001175514,0.0005524624,0.000007847348,0.0001633048,2.724789e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001136674,"about_ca_system_score_gemma":0.00002628367,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001819346,"about_ca_topic_score_gemma":0.00001380186,"domain_scores_codex":[0.9989042,0.00003801174,0.0002503738,0.0004363433,0.0001191002,0.0002519858],"domain_scores_gemma":[0.9993761,0.0002609529,0.00007615769,0.0001017245,0.00005451864,0.0001305815],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001916497,0.0001369824,0.0006072667,0.0001606937,0.00002165073,0.000007785781,0.003583933,0.003574052,0.0003874037,0.001419817,0.000002702022,0.9900786],"study_design_scores_gemma":[0.002580744,0.001158637,0.001805739,0.001878564,0.00005005429,0.0004480381,0.002251833,0.9675598,0.0003637784,0.02020128,0.0006895203,0.001012025],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2087503,0.000468353,0.7901062,0.00006394553,0.00003615397,0.0002107825,0.00001554652,0.00006057341,0.0002880862],"genre_scores_gemma":[0.9996808,0.00003186632,0.0001324667,0.00006478172,0.00002423459,0.00001937677,0.000001415083,0.000008706661,0.00003641419],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9890665,"threshold_uncertainty_score":0.6177272,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2147065678","doi":"10.1109/82.974786","title":"RF noise characterization of MOS devices for LNA design using a physical-based quasi-3-D approach","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Noise (video); NMOS logic; Electronic engineering; MOSFET; Noise temperature; Noise generator; Microwave; Flicker noise; Transistor; Noise figure; Noise measurement; Y-factor; Electrical engineering; Effective input noise temperature; Physics; Computer science; Acoustics; Engineering; Phase noise; Noise reduction; CMOS; Telecommunications; Amplifier","retraction":null,"screen_n_in":null,"score":{"opus":0.0393385938943854,"gpt":0.2341206157914194,"spread":0.1947820218970339,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000152428,0.0002804288,0.0004137318,0.0002204066,0.0003144301,0.0002962475,0.00008392019,0.0001244813,0.000001234622],"category_scores_gemma":[0.000003435119,0.0002572469,0.00008068093,0.0003638955,0.00008358961,0.0007203302,2.255637e-7,0.0001367288,3.67151e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006019449,"about_ca_system_score_gemma":0.00006846356,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001713099,"about_ca_topic_score_gemma":8.804423e-7,"domain_scores_codex":[0.9987749,0.00002771827,0.0004003234,0.0003146401,0.0002000764,0.0002823635],"domain_scores_gemma":[0.9994202,0.00009635482,0.0001183849,0.0001051774,0.0001369791,0.0001229328],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003589148,0.0003182168,0.000063274,0.00128127,0.0001116608,0.000004166616,0.0006951742,0.2790562,0.4747077,0.00004721645,0.000001657991,0.2436776],"study_design_scores_gemma":[0.000482417,0.000269778,0.00003346958,0.0004122921,0.0001003383,0.00005861877,0.0002124897,0.9795907,0.01841168,0.00007771025,0.00002793631,0.0003226074],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2060496,0.00032138,0.7924759,0.000002492108,0.00006132945,0.0004218667,0.00007710885,0.0001121324,0.0004781034],"genre_scores_gemma":[0.9996817,0.00001583877,0.0000514558,0.000011959,0.00006836766,0.00007499749,0.000017148,0.00004939993,0.00002912215],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7936321,"threshold_uncertainty_score":0.999988,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2137244650","doi":"10.1109/tcsii.2002.1002517","title":"The design of peak-constrained least squares FIR filters with low-complexity finite-precision coefficients","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Finite impulse response; Adder; Passband; Digital filter; Infinite impulse response; Mathematics; Stopband; Algorithm; Filter design; Low-pass filter; Quantization (signal processing); Filter (signal processing); Control theory (sociology); Computer science; Electronic engineering; Band-pass filter; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.04953680578950895,"gpt":0.2394650834174737,"spread":0.1899282776279648,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.000217681,0.0002058556,0.0002251958,0.0001300745,0.0008335881,0.001295053,0.0002373808,0.00004628664,0.000004728513],"category_scores_gemma":[0.00000743572,0.0001371509,0.00004447674,0.0003441302,0.0002627806,0.001229488,0.000005939841,0.0001053297,0.000002126736],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001995009,"about_ca_system_score_gemma":0.00003616009,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001269073,"about_ca_topic_score_gemma":0.000003244633,"domain_scores_codex":[0.9985208,0.00006400659,0.000392615,0.0003661036,0.0003831295,0.000273341],"domain_scores_gemma":[0.99909,0.0003191051,0.0001649341,0.0001672117,0.0001306263,0.0001281909],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003455551,0.0001949478,0.00003021752,0.0001254319,0.00003297226,0.000006606181,0.001132653,0.01104219,0.000722502,0.0005171485,0.00003709398,0.9861237],"study_design_scores_gemma":[0.00133096,0.001678086,0.0001890157,0.0006820348,0.000032149,0.0001383589,0.0009401243,0.9926269,0.001096618,0.0006412529,0.000185823,0.0004586634],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.009972643,0.000314506,0.9881627,0.00004779104,0.0000777691,0.0002979785,0.00004571437,0.00005531603,0.001025579],"genre_scores_gemma":[0.9995672,0.00002121076,0.0001087339,0.00003206541,0.00001407849,0.00001556033,0.000002937662,0.00001053912,0.0002277017],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9895945,"threshold_uncertainty_score":0.9997417,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2135528893","doi":"10.1109/tcsii.2006.876380","title":"Modeling of DC–DC Buck Converters for Large-Signal Frequency Response and Limit Cycles","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced DC-DC Converters","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Lakehead University","funders":"","keywords":"Control theory (sociology); Duty cycle; SIGNAL (programming language); Inductor; Buck converter; Converters; Amplitude; Limit (mathematics); Physics; Voltage; Small-signal model; Frequency response; DC bias; Mathematics; Computer science; Engineering; Mathematical analysis; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02065779366714336,"gpt":0.2253572537969135,"spread":0.2046994601297701,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001963424,0.000280087,0.0003956949,0.0002142572,0.0003689096,0.0002245513,0.00006639725,0.000135175,0.000002891058],"category_scores_gemma":[0.000004679955,0.0002732964,0.00007417298,0.0001489426,0.00008649399,0.0007101885,0.000002110395,0.0001560636,6.049039e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004306353,"about_ca_system_score_gemma":0.00003802969,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004523236,"about_ca_topic_score_gemma":0.00002700552,"domain_scores_codex":[0.9986135,0.00002490177,0.0004847342,0.0003464389,0.0001847262,0.0003457043],"domain_scores_gemma":[0.999436,0.000160613,0.00007080044,0.0001004573,0.00009744918,0.0001346691],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003896451,0.0002633906,0.0006028298,0.003057554,0.0002664136,0.00001691313,0.002009825,0.2699689,0.09206975,0.0004474073,0.00002522385,0.6308821],"study_design_scores_gemma":[0.00104776,0.0001898732,0.00007370421,0.0004603647,0.00007138022,0.00006920058,0.0005429174,0.9956363,0.000715034,0.0006866786,0.0001000497,0.0004066776],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2605309,0.001922074,0.7368672,0.00001135878,0.00007407981,0.0002048727,0.0001474866,0.00009773968,0.0001443263],"genre_scores_gemma":[0.999608,0.00004592055,0.00009702232,0.00001657729,0.00004579697,0.00003254578,0.00001058034,0.00004496889,0.00009858819],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7390771,"threshold_uncertainty_score":0.9999719,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2153065517","doi":"10.1109/82.885139","title":"Design of nonuniform multirate filter banks by semidefinite programming","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Semidefinite programming; Finite impulse response; Mathematics; Norm (philosophy); Control theory (sociology); Infinite impulse response; Filter design; Filter (signal processing); Prototype filter; Filter bank; Network synthesis filters; Digital filter; Algorithm; Mathematical optimization; Computer science; Electronic engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.03195292890370206,"gpt":0.2383659415526088,"spread":0.2064130126489068,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0001943836,0.0002125058,0.0002541826,0.0001305515,0.000360957,0.001091792,0.0001609663,0.00007075945,0.00001109935],"category_scores_gemma":[0.000001354982,0.000184202,0.00004620983,0.000290017,0.00008034328,0.002140159,0.000003185068,0.0001102631,0.000004016463],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000187449,"about_ca_system_score_gemma":0.0000430314,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002958086,"about_ca_topic_score_gemma":0.000001075843,"domain_scores_codex":[0.9985877,0.0000363971,0.0004379023,0.0003846434,0.0002646645,0.0002886618],"domain_scores_gemma":[0.9994519,0.00008272258,0.000119034,0.0001264546,0.0000779831,0.0001419202],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001207391,0.0001090083,0.00001653156,0.0001027843,0.00002338959,0.000003559191,0.000704265,0.001273206,0.002057998,0.00006288169,0.00003103496,0.9956033],"study_design_scores_gemma":[0.003387256,0.003678765,0.0001351081,0.001413975,0.0001091182,0.0004212877,0.0006901062,0.9656301,0.01648179,0.001061726,0.00525043,0.001740298],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01340344,0.0004125804,0.9840598,0.00001942106,0.00004534811,0.0002846093,0.00004643916,0.00008120738,0.001647199],"genre_scores_gemma":[0.9986702,0.00003492804,0.0003396716,0.00006163552,0.00001382933,0.00002655998,0.000008246281,0.00001348544,0.0008314484],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.993863,"threshold_uncertainty_score":0.9999452,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2121579607","doi":"10.1109/tcsii.2006.880028","title":"Stable Organic LED Displays Using RMS Estimation of Threshold Voltage Dispersion","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Thin-Film Transistor Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Thin-film transistor; OLED; Brightness; Active matrix; Threshold voltage; Optoelectronics; Transistor; Materials science; Diode; Dispersion (optics); Amorphous silicon; Pixel; Electrical engineering; Biasing; Voltage; Silicon; Physics; Optics; Engineering; Nanotechnology; Crystalline silicon","retraction":null,"screen_n_in":null,"score":{"opus":0.01244957872820547,"gpt":0.2002118883243994,"spread":0.187762309596194,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008301895,0.0002109622,0.0003008598,0.0001906968,0.000325329,0.0002151236,0.00006882704,0.000138128,0.000004267814],"category_scores_gemma":[0.000001715909,0.0001916568,0.00004714304,0.0002694995,0.0001044615,0.000728997,0.000001666087,0.0001629797,6.947708e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000632861,"about_ca_system_score_gemma":0.00002138022,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005625534,"about_ca_topic_score_gemma":0.0000181313,"domain_scores_codex":[0.9989876,0.00000625326,0.0003616271,0.0002294525,0.0001925116,0.0002225984],"domain_scores_gemma":[0.9997004,0.00003084352,0.00006915371,0.0001019017,0.00004381589,0.00005394037],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001364654,0.0001238271,0.0002675796,0.001256086,0.00005336714,0.000008195507,0.000356276,0.6342273,0.2767934,0.0002059276,0.00001242556,0.08668194],"study_design_scores_gemma":[0.0004673484,0.0001203204,0.0001655642,0.000596321,0.00008267415,0.00006055842,0.0004517775,0.9748026,0.02251202,0.0003509557,0.00002991875,0.0003599288],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4694614,0.00120325,0.5285969,0.000002384207,0.00006022977,0.00009731917,0.00003630041,0.000168719,0.0003734891],"genre_scores_gemma":[0.9997956,0.00002523993,0.00002714751,0.000001967481,0.00001959207,0.000005858728,0.000006842078,0.0000316329,0.00008609433],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5303343,"threshold_uncertainty_score":0.7815538,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2136704181","doi":"10.1109/tcsii.2002.807572","title":"PLL-based frequency discriminator using the loop filter as an estimator","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Discriminator; Phase-locked loop; Estimator; Demodulation; Control theory (sociology); Computer science; Filter (signal processing); Loop (graph theory); Electronic engineering; Mathematics; Phase noise; Engineering; Telecommunications; Detector; Statistics; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.03942716715702676,"gpt":0.2471264806076403,"spread":0.2076993134506135,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000610497,0.0002259294,0.0002029055,0.0001063786,0.0007173714,0.0004232292,0.0001109559,0.00009911558,0.00001901727],"category_scores_gemma":[0.000003515294,0.0001610034,0.00003802349,0.0001664264,0.0001640658,0.0007695988,0.000001849795,0.0002010555,0.000002546948],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003450939,"about_ca_system_score_gemma":0.00001237928,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001517437,"about_ca_topic_score_gemma":0.000002653451,"domain_scores_codex":[0.9990471,0.00001304954,0.0002508162,0.0002545312,0.0001732576,0.0002612282],"domain_scores_gemma":[0.9996372,0.00004368841,0.00004608075,0.0001402415,0.00003738641,0.00009539026],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008398379,0.0002305212,0.0002000868,0.0006294979,0.00008994123,0.00003470628,0.0008104643,0.09656329,0.004886236,0.0004879071,0.00003044694,0.8960285],"study_design_scores_gemma":[0.0003899123,0.0002699512,0.00001834302,0.0003697868,0.00006732611,0.0001207826,0.001273726,0.9942609,0.001725033,0.0008351765,0.0002332957,0.0004357561],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2472657,0.002254091,0.7481353,0.00002433975,0.0001605704,0.0001791247,0.00004772079,0.0003251663,0.001608064],"genre_scores_gemma":[0.9996442,0.00003506566,0.00006565489,0.00003213027,0.00003416428,0.0000229105,0.000002309747,0.00002815561,0.0001353743],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8976976,"threshold_uncertainty_score":0.6565527,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1966401750","doi":"10.1109/82.885136","title":"A low V/sub t/ CMOS implementation of an LPLV digital filter core for portable audio applications","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Digital biquad filter; CMOS; Computer science; Filter (signal processing); Electronic engineering; Computation; Computer hardware; Digital filter; Low-power electronics; Low-pass filter; Power consumption; Power (physics); Engineering; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.0287950158410888,"gpt":0.271925807140011,"spread":0.2431307912989222,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0001158496,0.0001945114,0.000239056,0.0001386101,0.0004416926,0.00125411,0.0001620373,0.00005604723,0.00001159399],"category_scores_gemma":[8.366057e-7,0.0001812132,0.00006473431,0.0002663193,0.00006366769,0.003626523,0.000003012018,0.00006361761,0.000002297976],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002418446,"about_ca_system_score_gemma":0.00008160882,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001660004,"about_ca_topic_score_gemma":0.000006676191,"domain_scores_codex":[0.9985758,0.00001156192,0.0004763719,0.0004351377,0.0002368807,0.0002642124],"domain_scores_gemma":[0.999355,0.00005313323,0.0001484345,0.000159124,0.0001258544,0.0001585055],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001111717,0.0001550348,0.00004727774,0.0001563435,0.00002585581,0.000001104256,0.0004526855,0.0003039465,0.001456478,0.0005904242,0.00002313313,0.9967766],"study_design_scores_gemma":[0.01836219,0.01767211,0.003035625,0.002389424,0.0006142241,0.00150933,0.0109293,0.7695837,0.1077846,0.04154967,0.0200099,0.006559902],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08422284,0.00009757362,0.9134586,0.00001590608,0.0000335167,0.0006263307,0.0003605856,0.00007100579,0.001113667],"genre_scores_gemma":[0.9992181,0.00001104957,0.0001096671,0.00005659072,0.00003941182,0.0001641218,0.00007451683,0.00001563753,0.0003109261],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9902167,"threshold_uncertainty_score":0.9997827,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2123658055","doi":"10.1109/tcsii.2006.875375","title":"A Fully Multiplexed First-Order Frequency-Planar Module for Fan, Beam, and Cone Plane-Wave Filters","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Adaptive Filtering Techniques","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Infinite impulse response; 2D Filters; Finite impulse response; Filter (signal processing); Prototype filter; Planar; Realization (probability); Multiplexing; Low-pass filter; Digital filter; Acoustics; Electronic engineering; Computer science; Physics; Mathematics; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01985260199240705,"gpt":0.2070974357233982,"spread":0.1872448337309912,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00006961579,0.0002724585,0.0003113977,0.0001407283,0.0004359603,0.0002831306,0.00004861247,0.0001194776,0.000001871828],"category_scores_gemma":[0.000003359924,0.0002602303,0.0000380926,0.0001135138,0.0001037842,0.0005273453,0.000001570755,0.0001420214,3.827289e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003838931,"about_ca_system_score_gemma":0.00001402695,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008590072,"about_ca_topic_score_gemma":0.00005349442,"domain_scores_codex":[0.9989297,0.000007171826,0.0003116944,0.00033235,0.000125369,0.0002936623],"domain_scores_gemma":[0.9995821,0.00009338259,0.0000585901,0.00008640801,0.00007268116,0.0001068016],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002249177,0.000525409,0.0009854168,0.007256717,0.0005581609,0.0001397746,0.001978778,0.1564546,0.330572,0.001424188,0.0006221685,0.4992578],"study_design_scores_gemma":[0.006607607,0.002616406,0.001803267,0.003959538,0.0003416527,0.001361865,0.001115431,0.9240384,0.03776223,0.009201325,0.006918176,0.004274146],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06965417,0.001610198,0.9269124,0.00001351064,0.0000730929,0.0003836672,0.0004538225,0.0003328757,0.0005663208],"genre_scores_gemma":[0.9990154,0.00005375198,0.0005321583,0.00001375203,0.00006285825,0.0000889994,0.00002951407,0.00004334109,0.0001602509],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9293612,"threshold_uncertainty_score":0.999985,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2001322424","doi":"10.1109/tcsii.2007.898898","title":"A Novel Hybrid Active Inductor","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Inductor; Computer science; Engineering; Electrical engineering; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.02095504747132762,"gpt":0.216158286988344,"spread":0.1952032395170164,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002451542,0.0003279243,0.0003668608,0.000267187,0.000538865,0.0003701282,0.00008931767,0.0001401626,0.000007973355],"category_scores_gemma":[0.000003422692,0.0003025343,0.00007743803,0.0002585439,0.0001233271,0.0007394924,0.000001625579,0.0003465594,0.000005704234],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007088386,"about_ca_system_score_gemma":0.00004406537,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002988463,"about_ca_topic_score_gemma":0.000009883552,"domain_scores_codex":[0.9984635,0.00001270605,0.0004102029,0.0003790377,0.0002702513,0.0004642913],"domain_scores_gemma":[0.9993269,0.0001087311,0.00006749373,0.0001034341,0.00008850804,0.0003049025],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002954141,0.0001559195,0.00002734253,0.0003456203,0.0001554159,0.00004734765,0.001009687,0.00479845,0.02891169,0.0006585257,0.00005224505,0.9638082],"study_design_scores_gemma":[0.02950513,0.0108277,0.006963106,0.01303926,0.00311007,0.02235047,0.03834927,0.5386513,0.2561598,0.02075723,0.03575917,0.02452758],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09575323,0.001264597,0.8960606,0.000002641776,0.0002040577,0.0001925677,0.00009660269,0.000228932,0.006196758],"genre_scores_gemma":[0.9993526,0.0000362644,0.000004396699,0.00003730619,0.0001369921,0.00001430882,0.000007119853,0.00004755571,0.0003633985],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9392806,"threshold_uncertainty_score":0.9999427,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2115279537","doi":"10.1109/tcsii.2003.815021","title":"Digital LMS adaptation of analog filters without gradient information","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Adaptive filter; Least mean squares filter; Computer science; Electronic engineering; Digital filter; Filter (signal processing); Analog signal; Analogue filter; Offset (computer science); Control theory (sociology); Digital signal processing; Algorithm; Engineering; Artificial intelligence; Computer hardware","retraction":null,"screen_n_in":null,"score":{"opus":0.01620103276935051,"gpt":0.1954330334746157,"spread":0.1792320007052652,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001630546,0.0002683117,0.0003517416,0.0002880681,0.0003164224,0.0004560516,0.00006499933,0.0001233017,0.000005438076],"category_scores_gemma":[0.000007080399,0.0002471459,0.00007933679,0.000286677,0.0001120718,0.001927148,9.440747e-7,0.0001770548,0.0000041512],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004476687,"about_ca_system_score_gemma":0.00004749543,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001734135,"about_ca_topic_score_gemma":0.000004394023,"domain_scores_codex":[0.9986633,0.00002525884,0.000534083,0.0002156455,0.0002777604,0.0002839529],"domain_scores_gemma":[0.9994274,0.00005747926,0.0001225254,0.00009685627,0.0001143151,0.0001813884],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002127014,0.0001136256,0.0004668333,0.0008073072,0.0001603619,0.000006220073,0.002205774,0.133721,0.000867345,0.002605655,0.00004110279,0.8589835],"study_design_scores_gemma":[0.006940149,0.003656167,0.0008922106,0.003431407,0.0007434204,0.00137749,0.02371883,0.9284142,0.006260569,0.005153609,0.01500463,0.004407359],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05532465,0.0009303794,0.9335947,0.000001511675,0.0001408787,0.0002118548,0.0001073986,0.0001195014,0.009569104],"genre_scores_gemma":[0.9996749,0.00005069117,0.000005958583,0.00001460889,0.00002089762,0.00001939551,0.00002283309,0.000023156,0.0001675749],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9443502,"threshold_uncertainty_score":0.9999981,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2108090050","doi":"10.1109/82.885134","title":"Design-for-testability techniques for detecting delay faults in CMOS/BiCMOS logic families","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Toronto Metropolitan University; University of Windsor","funders":"","keywords":"Testability; Computer science; CMOS; Electronic engineering; Node (physics); BiCMOS; Fault (geology); Fault detection and isolation; Design for testing; Stuck-at fault; Combinational logic; Asynchronous circuit; Logic gate; Transistor; Electronic circuit; Voltage; Engineering; Reliability engineering; Electrical engineering; Synchronous circuit; Clock signal","retraction":null,"screen_n_in":null,"score":{"opus":0.03995828011058759,"gpt":0.2559162195053397,"spread":0.2159579393947521,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000652778,0.0002817583,0.0003846057,0.0002050392,0.0009731173,0.0006717126,0.0002146859,0.0001448473,0.000001055748],"category_scores_gemma":[0.00002420396,0.0002493781,0.00008248483,0.0004004161,0.00009811403,0.001147792,0.000003514886,0.0001897469,5.357473e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005521671,"about_ca_system_score_gemma":0.00008936019,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005297355,"about_ca_topic_score_gemma":0.00001714095,"domain_scores_codex":[0.9980844,0.00005717908,0.0005320472,0.0006760451,0.0001894355,0.0004608605],"domain_scores_gemma":[0.9989094,0.0005446597,0.0001179697,0.0001571821,0.0001351622,0.0001356935],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000005425972,0.00009137452,0.0001320177,0.0002453018,0.00001068166,0.000004803965,0.0006169485,0.004182869,0.0009985465,0.00006565794,0.00000156709,0.9936448],"study_design_scores_gemma":[0.001325862,0.001534191,0.0001902888,0.001211008,0.00004815464,0.0003310078,0.0008551278,0.9831201,0.004025619,0.005945919,0.0003539287,0.001058729],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05374058,0.0006074651,0.944167,0.00002750358,0.00004884751,0.0006766709,0.00002938643,0.0002342043,0.0004684006],"genre_scores_gemma":[0.998922,0.00002880707,0.0006624063,0.00006244481,0.00004913248,0.0001692973,0.000002443953,0.00001913041,0.00008432092],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9925861,"threshold_uncertainty_score":0.9999958,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2170773382","doi":"10.1109/82.877156","title":"Reversible EZW-based image compression using best-transform selection and selective partial embedding","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Data Compression Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria; University of British Columbia","funders":"","keywords":"Embedding; Image compression; Wavelet transform; Artificial intelligence; Computer science; Compression (physics); Data compression; Computer vision; Image (mathematics); Wavelet; Mathematics; Image processing; Materials science","retraction":null,"screen_n_in":null,"score":{"opus":0.02219363926798038,"gpt":0.2717232898036557,"spread":0.2495296505356754,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001566983,0.0002625031,0.0003014827,0.0002088354,0.00129399,0.0008840163,0.0001418903,0.0001198595,0.000007647764],"category_scores_gemma":[0.000002427809,0.0002358866,0.00004463041,0.000391696,0.000105915,0.00282808,0.000005686343,0.0002562249,0.000001089934],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005755665,"about_ca_system_score_gemma":0.00007748428,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006368638,"about_ca_topic_score_gemma":0.000004066813,"domain_scores_codex":[0.9984037,0.00005564342,0.0003393905,0.0006030391,0.0002767188,0.0003214928],"domain_scores_gemma":[0.9993821,0.00008185462,0.0001080402,0.0001295819,0.0001090284,0.0001893785],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004819061,0.0001749424,0.00004536792,0.0002270469,0.0000242118,0.00001055402,0.0004650706,0.01331475,0.02353662,0.00007018975,0.00001556012,0.9620675],"study_design_scores_gemma":[0.0005949267,0.0004107721,0.00001534904,0.0008347906,0.00003550192,0.000193496,0.0001072509,0.9673697,0.0290975,0.0004899865,0.0004472052,0.000403463],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04417882,0.0004869297,0.9541607,0.00002469493,0.00004751314,0.0002683809,0.00003158793,0.000220941,0.00058037],"genre_scores_gemma":[0.9974772,0.00005458834,0.002246952,0.00003709752,0.00003556546,0.00001887838,0.000003601528,0.00001774407,0.0001083713],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.961664,"threshold_uncertainty_score":0.9952453,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2116576559","doi":"10.1109/tcsii.2003.808894","title":"Pyramidal motion estimation techniques exploiting intra-level motion correlation","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Vision and Imaging","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Motion estimation; Motion field; Motion (physics); Computer science; Quarter-pixel motion; Motion vector; Artificial intelligence; Scaling; Structure from motion; Linear motion; Algorithm; Correlation; Block (permutation group theory); Computer vision; Mathematics; Image (mathematics)","retraction":null,"screen_n_in":null,"score":{"opus":0.03029637369448778,"gpt":0.2532565285590046,"spread":0.2229601548645168,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002642394,0.0001899161,0.0001885539,0.0002186073,0.0008164393,0.0008913731,0.0000812056,0.0000872643,0.000001925754],"category_scores_gemma":[0.00001536987,0.0001777171,0.00003871175,0.000309808,0.00006161586,0.003068339,0.000002820763,0.0001854963,0.000002137929],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000519872,"about_ca_system_score_gemma":0.00003297703,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007770071,"about_ca_topic_score_gemma":8.049103e-7,"domain_scores_codex":[0.9987036,0.00004954651,0.0003582434,0.0004121803,0.0002546454,0.0002218112],"domain_scores_gemma":[0.9994384,0.00005820289,0.0001563054,0.0001100393,0.0001211895,0.0001158634],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001868181,0.00005267486,0.00004693756,0.00006085885,0.000005127933,0.000001990633,0.000363408,0.006086614,0.001247411,0.00153839,0.000001888147,0.9905928],"study_design_scores_gemma":[0.0002772867,0.0001242946,0.0001186453,0.000344205,0.0000121808,0.000152491,0.0003272046,0.9920501,0.003966178,0.002257208,0.00009542839,0.0002747428],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.006071335,0.0002363817,0.9918851,0.00003449135,0.0001480083,0.0001911358,0.000006311594,0.0002309092,0.001196349],"genre_scores_gemma":[0.997468,0.00001765367,0.002265188,0.00004667889,0.00002597662,0.00001859838,0.000004207772,0.00001340201,0.0001403246],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9913967,"threshold_uncertainty_score":0.8595532,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2164656870","doi":"10.1109/tcsii.2006.875381","title":"A Subspace Multiuser Beamforming Algorithm for the Downlink in Mobile Communications","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Wireless Communication Networks Research","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Beamforming; Telecommunications link; Base station; Computer science; Subspace topology; Multiuser detection; Optimization problem; Algorithm; Mathematical optimization; Interference (communication); Mathematics; Telecommunications; Code division multiple access; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.0306914689617497,"gpt":0.2738779634977505,"spread":0.2431864945360007,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004127224,0.0001469211,0.0001905898,0.0001587369,0.001260023,0.0009878809,0.0006085963,0.00007775913,5.21953e-7],"category_scores_gemma":[0.000002724903,0.0001114772,0.00004879409,0.0004534023,0.0001711643,0.0008900412,0.0000216749,0.0002682983,7.969397e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004342318,"about_ca_system_score_gemma":0.00006782407,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001743564,"about_ca_topic_score_gemma":0.0001357198,"domain_scores_codex":[0.9988236,0.00005934465,0.0003351784,0.0002864281,0.0002139099,0.0002815548],"domain_scores_gemma":[0.9986177,0.0006217315,0.0000930535,0.0004647308,0.0001311949,0.00007159647],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002114614,0.0001269073,0.00003614537,0.00003698242,0.00001103727,7.462102e-7,0.0004743727,0.01482133,0.00008392452,0.0006486497,0.00001153185,0.9837463],"study_design_scores_gemma":[0.0004002652,0.00008040659,0.00008474872,0.0001369204,0.000007160928,0.00002718115,0.0003863433,0.995791,0.00005261947,0.0002122487,0.002669065,0.0001520719],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.002376508,0.006064977,0.990233,0.0002701776,0.00004284626,0.0005395483,0.00002237983,0.00006277431,0.000387769],"genre_scores_gemma":[0.9980586,0.0002529885,0.001019102,0.00002708513,0.00003347902,0.0003120094,0.000005491385,0.00001206568,0.0002791882],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9956821,"threshold_uncertainty_score":0.9691209,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2128521582","doi":"10.1109/tcsii.2006.875371","title":"An Efficient Implementation of the Delay Compensation for Sub-Band Filtered-x Least-Mean-Square Algorithm","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Adaptive Filtering Techniques","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Path (computing); Compensation (psychology); Algorithm; Stability (learning theory); Filter (signal processing); Group delay and phase delay; Mean squared error; Minimum mean square error; Noise (video); Computer science; Computational complexity theory; Square (algebra); Control theory (sociology); Mathematics; Control (management); Statistics; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.01537386213039669,"gpt":0.2425573839107711,"spread":0.2271835217803744,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007977927,0.0001453781,0.0001639662,0.00007901221,0.0003051272,0.0001402857,0.00005363923,0.00004935336,0.000001024071],"category_scores_gemma":[4.556533e-7,0.0001183848,0.0000425259,0.0001085779,0.00005557421,0.0003036815,9.029648e-7,0.00007137714,8.830744e-8],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003944431,"about_ca_system_score_gemma":0.00001463386,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003596406,"about_ca_topic_score_gemma":0.00002644614,"domain_scores_codex":[0.9992418,0.00001374875,0.0002788831,0.0001795128,0.0001345913,0.0001514684],"domain_scores_gemma":[0.9996878,0.00003287726,0.00007664031,0.00007817042,0.00008451554,0.0000399852],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008225307,0.0000751817,0.00009218774,0.0003730218,0.00002486882,7.988867e-7,0.0004230406,0.2968448,0.03343135,0.0001326457,0.000008356971,0.6685856],"study_design_scores_gemma":[0.0008878355,0.0004959865,0.001524656,0.000492342,0.00006406135,0.00005547822,0.001053251,0.8900126,0.1043271,0.0005296577,0.0001254478,0.0004315902],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2484518,0.0001887672,0.7506678,0.000002790769,0.000054807,0.000280959,0.0002029387,0.00008833467,0.00006181513],"genre_scores_gemma":[0.9997057,0.000004537051,0.0001530066,0.000003613515,0.0000395347,0.0000421224,0.00001740546,0.0000215272,0.00001254698],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7512539,"threshold_uncertainty_score":0.4827592,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2112963544","doi":"10.1109/82.974777","title":"Difference metric soft-out-put detection: architecture and implementation","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Application-specific integrated circuit; Very-large-scale integration; Metric (unit); CMOS; Computer science; Decodes; Soft error; Kernel (algebra); Interconnection; Electronic engineering; Algorithm; Limiter; Decoding methods; Parallel computing; Mathematics; Embedded system; Engineering; Discrete mathematics; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02456798275685598,"gpt":0.2496878018566312,"spread":0.2251198190997752,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0001825434,0.0002424074,0.0002637656,0.0003145903,0.001080194,0.001320891,0.0001399129,0.0000856339,0.000002424482],"category_scores_gemma":[0.000006051521,0.0002081936,0.00004566813,0.0005362669,0.00008302973,0.0008532324,0.000007553955,0.0002205278,0.000001306827],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002867351,"about_ca_system_score_gemma":0.0000464941,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005014573,"about_ca_topic_score_gemma":0.00004832466,"domain_scores_codex":[0.9984716,0.00004118141,0.0003363675,0.0005445014,0.0002770406,0.0003292886],"domain_scores_gemma":[0.9993238,0.0001295333,0.0001273267,0.0001233217,0.00008805459,0.000207956],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001018984,0.00003551356,0.0004976917,0.00008792865,0.00001853817,0.0000123847,0.0007069024,0.000298174,0.001300745,0.00007207012,0.000001108151,0.9969679],"study_design_scores_gemma":[0.007126619,0.005071145,0.02119878,0.002496054,0.0004738691,0.01034125,0.005906973,0.9189406,0.005699581,0.01432864,0.003265442,0.005151022],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07971242,0.001715939,0.9175575,0.00005280817,0.000115808,0.0001588452,0.00001211023,0.0001379289,0.0005365891],"genre_scores_gemma":[0.9995584,0.0000643591,0.0000198027,0.00007239221,0.00007584981,0.00001823241,0.000002219383,0.00001246576,0.0001762033],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9918169,"threshold_uncertainty_score":0.9997158,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}