{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":149,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":149,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"bf424d620f7d","filters":{"venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}},"results":[{"id":"W2125125126","doi":"10.1109/tcad.2007.911334","title":"Quantum Circuit Simplification and Level Compaction","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":257,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria; University of New Brunswick; University of Waterloo","funders":"","keywords":"Toffoli gate; Quantum gate; Quantum circuit; Computer science; Quantum algorithm; Electronic circuit; Quantum computer; Heuristic; Quantum; Heuristics; Controlled NOT gate; Algorithm; Quantum Fourier transform; Quantum error correction; Theoretical computer science; Topology (electrical circuits); Mathematics; Physics; Quantum mechanics","retraction":null,"screen_n_in":null,"score":{"opus":0.07469204808052234,"gpt":0.2435388781571697,"spread":0.1688468300766474,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004811762,0.0003732577,0.0005566324,0.0004580672,0.0005338866,0.0001948324,0.0004188764,0.0001909896,0.000002654152],"category_scores_gemma":[0.000007412226,0.0003214946,0.00009867267,0.0006220472,0.0001702492,0.0003199372,0.000005454643,0.000446686,0.000007179349],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006917724,"about_ca_system_score_gemma":0.0001446602,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003362738,"about_ca_topic_score_gemma":0.000002504191,"domain_scores_codex":[0.9974735,0.0003671115,0.0006938385,0.0007015792,0.0004034561,0.0003604914],"domain_scores_gemma":[0.9982039,0.0004529375,0.0002982473,0.0005385417,0.0002958575,0.0002105446],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004967921,0.0006470884,0.00007604151,0.0002478238,0.0003256846,0.00006818694,0.004079896,0.4938089,0.03063324,0.01012554,0.000596796,0.4593412],"study_design_scores_gemma":[0.0006411405,0.0006738268,0.0008347619,0.0002382042,0.00002042163,0.0009286816,0.00007571053,0.9924755,0.00326163,0.0003796201,0.0001200664,0.000350463],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0757736,0.0002474665,0.9219114,0.0000736836,0.001197356,0.000474777,0.00003288213,0.000257654,0.00003115074],"genre_scores_gemma":[0.9935659,0.000139532,0.006032432,0.00006683385,0.00008549297,0.00002284982,0.00000399585,0.00002532416,0.00005761455],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9177923,"threshold_uncertainty_score":0.9999237,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2130070545","doi":"10.1109/tcad.2004.836735","title":"Reversible Cascades With Minimal Garbage","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":214,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of New Brunswick; University of Victoria","funders":"","keywords":"Garbage; Heuristics; Benchmark (surveying); Computer science; Function (biology); Garbage collection; Parallel computing; Algorithm; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.02111487469034606,"gpt":0.2167983458529646,"spread":0.1956834711626186,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003835071,0.0003652319,0.0005094605,0.0003785171,0.0002827362,0.0002593462,0.0005710452,0.0001471424,0.000002955992],"category_scores_gemma":[0.000002978232,0.0002701948,0.0001014518,0.0007433715,0.0001265263,0.0002593237,0.000004918604,0.0004171497,0.000007686423],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008295564,"about_ca_system_score_gemma":0.0002391782,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003609482,"about_ca_topic_score_gemma":0.000006875265,"domain_scores_codex":[0.9978495,0.000197848,0.0005025555,0.0006464408,0.0004061216,0.000397531],"domain_scores_gemma":[0.9986145,0.0002395191,0.0002068517,0.0005238839,0.000228126,0.000187124],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003977349,0.0002700266,0.000005438699,0.0001043727,0.0001748882,0.0001155225,0.001262837,0.9349961,0.004832025,0.002043237,0.0000923536,0.05606348],"study_design_scores_gemma":[0.001819771,0.002808477,0.00005878082,0.001126403,0.00004272702,0.000964393,0.0001611667,0.9687393,0.02333086,0.000243224,0.0001582616,0.0005466663],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04216724,0.0001987885,0.9559846,0.0001014951,0.0007722848,0.0004376643,0.00001794002,0.0002496079,0.00007039143],"genre_scores_gemma":[0.9506356,0.00002723344,0.04907206,0.00007654059,0.00006482824,0.00001889349,0.000001294318,0.00002482327,0.00007877708],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9084683,"threshold_uncertainty_score":0.999975,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2166163625","doi":"10.1109/tcad.2004.829797","title":"Scan Architecture With Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":194,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"Engineering and Physical Sciences Research Council","keywords":"Reduction (mathematics); Architecture; Power (physics); Computer science; History; Mathematics; Physics; Geometry","retraction":null,"screen_n_in":null,"score":{"opus":0.02114667296479314,"gpt":0.2195087792749494,"spread":0.1983621063101562,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003315931,0.000350588,0.0004348944,0.0003856741,0.0003703769,0.0002703664,0.0002756933,0.0001548335,0.000001213862],"category_scores_gemma":[0.000005664643,0.0002761064,0.00007347422,0.0005027263,0.0001112948,0.0003844812,0.000003020042,0.0002940731,5.649613e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001456607,"about_ca_system_score_gemma":0.0002511241,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003589586,"about_ca_topic_score_gemma":0.00001534147,"domain_scores_codex":[0.9980592,0.0001495977,0.0004794751,0.0006622589,0.0003145279,0.0003349419],"domain_scores_gemma":[0.9987422,0.0002170281,0.000278704,0.0003407706,0.0002545642,0.0001666976],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000402211,0.0003174067,0.00001047652,0.0001927562,0.0002901692,0.00001318408,0.007216904,0.6982371,0.05796641,0.00449684,0.00002690716,0.2311917],"study_design_scores_gemma":[0.01324592,0.01475841,0.0008389167,0.008653636,0.0003858524,0.003026225,0.004394341,0.7076844,0.2371961,0.006316366,0.0001980737,0.003301724],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03562073,0.00009842531,0.9623052,0.0002128781,0.0004737881,0.001057863,0.00001764303,0.0001677807,0.00004573182],"genre_scores_gemma":[0.9911919,0.00001229868,0.008502321,0.00007660824,0.00005985792,0.00009557301,0.000005210232,0.00002774925,0.00002845271],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9555712,"threshold_uncertainty_score":0.9999691,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109797003","doi":"10.1109/tcad.2003.818127","title":"Design and optimization of multithreshold cmos (mtcmos) circuits","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":187,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Electronic engineering; Subthreshold conduction; CMOS; Dissipation; Leakage (economics); Engineering; Very-large-scale integration; Computer science; Dynamic demand; Cluster analysis; Power (physics); Transistor; Electrical engineering; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.02538849318033979,"gpt":0.2065776393433351,"spread":0.1811891461629954,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006697161,0.0004438305,0.0007069589,0.0005197264,0.0001299172,0.00009230854,0.0001876034,0.0002833968,0.00002300854],"category_scores_gemma":[0.000009181674,0.0004101275,0.00007728457,0.0006197237,0.000121945,0.0003460682,0.000001084917,0.0003242607,0.000005034608],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001002257,"about_ca_system_score_gemma":0.00009329319,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004761617,"about_ca_topic_score_gemma":0.000001336692,"domain_scores_codex":[0.9976546,0.0003337147,0.0008949853,0.000417379,0.0003318731,0.0003674092],"domain_scores_gemma":[0.9985959,0.000379555,0.0001814085,0.0003851951,0.0002902844,0.0001676711],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001659825,0.0001039363,0.00001151582,0.0002715257,0.0001954773,0.000006434322,0.000474895,0.9598212,0.0286434,0.0001234173,0.0001231663,0.01020842],"study_design_scores_gemma":[0.00113106,0.0005105105,0.00001130622,0.0004890139,0.00007827993,0.00008900567,0.0001199879,0.90613,0.09101699,0.00001398871,0.00004090402,0.0003689128],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01347228,0.0007305986,0.9830644,0.000002878977,0.001224963,0.001112885,0.00003014941,0.0002437314,0.0001181552],"genre_scores_gemma":[0.9823897,0.0004650415,0.01690036,0.00001235253,0.00002573271,0.00007772596,0.000003911794,0.00007967545,0.00004552416],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9689174,"threshold_uncertainty_score":0.9998351,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2141261568","doi":"10.1109/tcad.2008.2009158","title":"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":130,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; Computer science; TRACE (psycholinguistics); State (computer science); Background debug mode interface; Embedded system; Software bug; Computer engineering; Algorithm; Software; Programming language; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.07637195429485057,"gpt":0.2836938625974128,"spread":0.2073219083025623,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001016137,0.0002456917,0.0004003222,0.0004119777,0.000236377,0.0002771431,0.0003426988,0.0001351494,5.794813e-7],"category_scores_gemma":[0.0000125068,0.0002319742,0.00005005551,0.000477387,0.00003408601,0.0008262506,0.000002132652,0.0001734967,4.107163e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008791046,"about_ca_system_score_gemma":0.0001322151,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000191326,"about_ca_topic_score_gemma":0.0000306654,"domain_scores_codex":[0.9979784,0.0002035452,0.000649002,0.0006715934,0.0001964957,0.0003009499],"domain_scores_gemma":[0.9985164,0.0005271637,0.0002329941,0.0003198724,0.0003061559,0.00009743088],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002161096,0.000202816,0.00002219674,0.0001037472,0.00004132336,0.000002474233,0.0004849733,0.07233337,0.03239277,0.0005154067,0.0001192836,0.89376],"study_design_scores_gemma":[0.001138875,0.001545872,0.0001668978,0.0003173315,0.00002428124,0.00006589171,0.00004971261,0.9895666,0.006129406,0.0007247903,0.00003429302,0.0002360166],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01223799,0.0002435269,0.9856222,0.00007583208,0.0003841509,0.001219575,0.0000825122,0.0001293259,0.000004919618],"genre_scores_gemma":[0.9873278,0.00004126692,0.01236352,0.00005872472,0.00007170118,0.00007361759,0.00002677435,0.00001473852,0.00002182441],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9750898,"threshold_uncertainty_score":0.9459635,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2150787480","doi":"10.1109/tcad.2006.882119","title":"Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":127,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Heuristics; Lookup table; Computer science; Heuristic; Field-programmable gate array; Minification; Enhanced Data Rates for GSM Evolution; Parallel computing; Node (physics); Algorithm; Computer hardware; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.02621289587570975,"gpt":0.2087986320457632,"spread":0.1825857361700534,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002200666,0.0002595807,0.0004411981,0.0009223826,0.00006951434,0.00005264114,0.0001388162,0.0002948918,0.000002639026],"category_scores_gemma":[0.000004990964,0.0002539835,0.00006568387,0.0006295838,0.00005358439,0.00007495539,4.79944e-7,0.000211661,9.682038e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001169233,"about_ca_system_score_gemma":0.00004702307,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008566275,"about_ca_topic_score_gemma":0.00001129225,"domain_scores_codex":[0.9986364,0.00006685512,0.0006484041,0.0002638648,0.0001232064,0.0002612861],"domain_scores_gemma":[0.9992388,0.0002374092,0.00009489035,0.0002111691,0.0001767937,0.00004091765],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001588314,0.0001242591,0.0000318819,0.0002757687,0.00004145557,0.000007431781,0.00005242815,0.9370815,0.02816165,0.0002636754,0.0005731602,0.03337087],"study_design_scores_gemma":[0.0006836384,0.0002803442,0.00002088107,0.0005197821,0.00002144198,0.00001724258,0.00006647057,0.9351156,0.06259564,0.0002343652,0.0001967981,0.0002477846],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005772795,0.000260673,0.991865,0.00001412694,0.0004954495,0.0009083319,0.00007727401,0.0005408596,0.00006542492],"genre_scores_gemma":[0.987101,0.00003747429,0.01251374,0.00001088496,0.00003503163,0.0002153451,0.00001702066,0.00004456186,0.00002500587],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9813281,"threshold_uncertainty_score":0.9999912,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2157855196","doi":"10.1109/tcad.2006.887921","title":"Exploration and Customization of FPGA-Based Soft Processors","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Microarchitecture; Personalization; Embedded system; Computer architecture; Set (abstract data type); Implementation; Scheme (mathematics); Processor design; Nios II; Parallel computing","retraction":null,"screen_n_in":null,"score":{"opus":0.04017209727223339,"gpt":0.2543962330251981,"spread":0.2142241357529647,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001631627,0.0003108684,0.0005700737,0.0007642371,0.0001371673,0.0001369763,0.0003785744,0.0002389368,0.000001662115],"category_scores_gemma":[0.00001604811,0.0002754928,0.00007348089,0.0008738908,0.0001165317,0.0006713432,0.000002923963,0.0002200258,0.000001592665],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008675132,"about_ca_system_score_gemma":0.0001703779,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001617737,"about_ca_topic_score_gemma":0.00001049579,"domain_scores_codex":[0.9973227,0.0003680847,0.001052652,0.0005262,0.000452713,0.0002776567],"domain_scores_gemma":[0.9976249,0.0005547953,0.0005416336,0.0004625557,0.0006803088,0.0001357863],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002207528,0.0008810025,0.00006709132,0.001711763,0.0002804158,0.00003373185,0.004419322,0.3985508,0.136099,0.004965347,0.0006094903,0.4521613],"study_design_scores_gemma":[0.0006652671,0.0009009658,0.00001719104,0.0007594478,0.00002686465,0.00004544959,0.0001674525,0.751402,0.2454585,0.0002460026,0.00003724133,0.0002736217],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003512706,0.0002123444,0.9942993,0.00002650343,0.0005481735,0.001012185,0.00001201625,0.0003136363,0.00006315411],"genre_scores_gemma":[0.9724858,0.0000392786,0.02728779,0.00003245493,0.00002893914,0.00005567815,0.000003015137,0.00002573507,0.00004128194],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9689731,"threshold_uncertainty_score":0.9999697,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2135880741","doi":"10.1109/tcad.2008.2006096","title":"A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Spice; Monte Carlo method; CMOS; Voltage; Electronic engineering; Computer science; Engineering; Electrical engineering; Mathematics; Statistics","retraction":null,"screen_n_in":null,"score":{"opus":0.03452650148708319,"gpt":0.222330134539426,"spread":0.1878036330523428,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006997893,0.0004260088,0.0005988831,0.0004825448,0.0003968709,0.0000993959,0.0001990184,0.0002688592,0.000007856469],"category_scores_gemma":[0.00002095138,0.0003991421,0.00009221628,0.0004612036,0.00008050333,0.0004546816,0.0000013316,0.0003509946,0.000009264707],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002231753,"about_ca_system_score_gemma":0.0002420502,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008753552,"about_ca_topic_score_gemma":0.000003355317,"domain_scores_codex":[0.9975525,0.0001815611,0.001015834,0.0004445012,0.0003737066,0.0004319472],"domain_scores_gemma":[0.9980223,0.0007918675,0.0001961744,0.000333644,0.0004995517,0.0001564651],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006029977,0.000125869,0.00000442776,0.0001440925,0.0002554587,0.000008412413,0.001520491,0.9809412,0.01267144,0.001064417,0.0003410576,0.002862813],"study_design_scores_gemma":[0.001165148,0.0004455366,0.00003258475,0.0002086644,0.0001192262,0.00009445867,0.0000564508,0.9911877,0.006134479,0.0001347228,0.00002506421,0.0003959658],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008397865,0.00009441467,0.9876167,0.000006386545,0.001685594,0.001474715,0.0002408595,0.0004530126,0.00003044723],"genre_scores_gemma":[0.89503,0.00006948144,0.1043469,0.00002118094,0.00007857473,0.0002982517,0.0000233661,0.00008207365,0.00005019638],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8866321,"threshold_uncertainty_score":0.999846,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2164900024","doi":"10.1109/tcad.2005.852438","title":"PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Princeton University","keywords":"Interconnection; Computer science; Router; Power (physics); Power budget; Spare part; Distributed computing; Distributed power; Computer network; Electric power system; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02284321207469072,"gpt":0.2371159374167675,"spread":0.2142727253420768,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001172163,0.0004463028,0.000776591,0.0005388259,0.0002222885,0.0003673019,0.0005144434,0.0003540917,0.0000197724],"category_scores_gemma":[0.00001941513,0.000407209,0.000208033,0.0007508186,0.000124668,0.0005587862,0.00000640311,0.0005038322,0.000006373851],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003352446,"about_ca_system_score_gemma":0.0001263479,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001738346,"about_ca_topic_score_gemma":0.00008622248,"domain_scores_codex":[0.9965356,0.0004657174,0.001344706,0.0007987982,0.0002967115,0.000558468],"domain_scores_gemma":[0.9976985,0.0007498055,0.000386484,0.0005002013,0.0004823364,0.000182621],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001183092,0.0004085489,0.00004039074,0.0001016625,0.0002550248,0.00001441103,0.0009041097,0.8626362,0.004181405,0.0084885,0.0005557595,0.1222957],"study_design_scores_gemma":[0.00150986,0.0008114146,0.00007167123,0.0008552343,0.00001617946,0.0001956689,0.0002753223,0.9950526,0.000479243,0.00006519794,0.0002613286,0.000406249],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008939216,0.0001863603,0.9860603,0.000106437,0.003013533,0.001332994,0.00006058976,0.0002221225,0.00007847016],"genre_scores_gemma":[0.9907265,0.0000331775,0.008722252,0.00010251,0.0001255901,0.0001874528,0.0000122156,0.00003494603,0.00005537738],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9817873,"threshold_uncertainty_score":0.999838,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4213423202","doi":"10.1109/tcad.2022.3153437","title":"Analog Integrated Circuit Topology Synthesis With Deep Reinforcement Learning","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Memorial University of Newfoundland","funders":"Newfoundland and Labrador; Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Network topology; Computer science; Reinforcement learning; Operational amplifier; Topology (electrical circuits); Circuit design; Computer engineering; Physical design; Electronic engineering; Computer architecture; Amplifier; Artificial intelligence; Engineering; Electrical engineering; CMOS; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.02171433789641446,"gpt":0.2026833602531747,"spread":0.1809690223567602,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005286605,0.0004124327,0.0006749264,0.0006367221,0.0003647028,0.00008001992,0.0002917025,0.0001572412,0.0001576045],"category_scores_gemma":[0.000005803107,0.0003586059,0.0001041394,0.0007103943,0.0001010426,0.0001542646,0.000002994236,0.0007966707,0.000004719009],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002946019,"about_ca_system_score_gemma":0.0000863091,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003330468,"about_ca_topic_score_gemma":0.000009423682,"domain_scores_codex":[0.9976722,0.0004637582,0.0006904596,0.0004060343,0.0003607539,0.0004067744],"domain_scores_gemma":[0.9988242,0.0003844621,0.0001576917,0.0003281143,0.000173619,0.0001319134],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004717797,0.00007592356,0.00001437548,0.0001002521,0.0003433468,0.00003689552,0.0004707494,0.9381946,0.01058574,0.0003311753,0.0001479008,0.04965186],"study_design_scores_gemma":[0.0005339165,0.002063817,0.00001046656,0.0002539979,0.0001225661,0.000335804,0.001214459,0.9700952,0.02422221,0.00003467198,0.0006004804,0.0005124755],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.006305539,0.0002883101,0.9907889,0.000008008887,0.0006024474,0.0007005233,0.00002646627,0.0007184723,0.0005613592],"genre_scores_gemma":[0.9983985,0.0001569627,0.0007105783,0.00002716722,0.00003005746,0.0004582289,0.00001412388,0.00007203033,0.0001323201],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.992093,"threshold_uncertainty_score":0.9998866,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2898485213","doi":"10.1109/tcad.2018.2878162","title":"System-on-a-Chip (SoC)-Based Hardware Acceleration for an Online Sequential Extreme Learning Machine (OS-ELM)","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Machine Learning and ELM","field":"Computer Science","cited_by":48,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Lakehead University; University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Extreme learning machine; Hardware acceleration; Latency (audio); Field-programmable gate array; Embedded system; Acceleration; Artificial intelligence; Low latency (capital markets); Throughput; Process (computing); Gate array; ARM architecture; Artificial neural network; Wireless; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.1026190166078144,"gpt":0.2822112202880875,"spread":0.179592203680273,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001034909,0.000470411,0.0006437533,0.000547641,0.0007260501,0.0005023534,0.0006439158,0.0002450802,0.00001108483],"category_scores_gemma":[0.00001967749,0.0003991695,0.0001748946,0.0005197016,0.00009639618,0.00040004,0.000004098825,0.0004659098,0.00001390941],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001498683,"about_ca_system_score_gemma":0.0002151759,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005979281,"about_ca_topic_score_gemma":0.00004765309,"domain_scores_codex":[0.9964197,0.0009305066,0.0008352424,0.0008828543,0.0004749965,0.0004567345],"domain_scores_gemma":[0.9976037,0.0004448094,0.000401524,0.0006462829,0.0006686472,0.0002350667],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002539235,0.0007730876,0.00002773012,0.0004103756,0.0002118479,0.0000130716,0.0009013511,0.7463245,0.01479725,0.002077779,0.0003924551,0.2338166],"study_design_scores_gemma":[0.001618782,0.004689954,0.00003757067,0.000647661,0.00004800265,0.00005838415,0.0001173492,0.9846832,0.007074425,0.00001762201,0.0006160106,0.000391037],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01471616,0.000067929,0.9812021,0.00008191773,0.002193401,0.0009486566,0.00009670605,0.0006035831,0.00008957565],"genre_scores_gemma":[0.9865795,0.000006387228,0.01252578,0.0001093109,0.0003684893,0.0000872144,0.00006108679,0.0000522469,0.0002099173],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9718634,"threshold_uncertainty_score":0.999846,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2345908052","doi":"10.1109/tcad.2016.2565204","title":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":46,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Tracing; Field-programmable gate array; Computer science; SIGNAL (programming language); Electronic circuit; Embedded system; Computer hardware; Programming language; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.05055470192711235,"gpt":0.2394350009629695,"spread":0.1888802990358572,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001423782,0.000423138,0.0009845247,0.0009166528,0.0001954499,0.0001287384,0.000729742,0.0002468342,0.000002521206],"category_scores_gemma":[0.00004096162,0.0003186962,0.0001883592,0.0007922814,0.0001017158,0.000518495,0.000005645281,0.0002075332,0.00000237708],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002142565,"about_ca_system_score_gemma":0.0002400869,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004828849,"about_ca_topic_score_gemma":0.00001332802,"domain_scores_codex":[0.9965668,0.0004181878,0.001325808,0.0007633244,0.0004060522,0.0005198577],"domain_scores_gemma":[0.9955366,0.002654696,0.000560401,0.0005606639,0.0005386755,0.0001489997],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000005317781,0.0001651664,0.00003632982,0.0005162676,0.0001322948,0.00001719934,0.0003186145,0.007768087,0.1179516,0.002403523,0.00003256244,0.8706531],"study_design_scores_gemma":[0.001320093,0.001012299,0.000173437,0.0120578,0.0001010828,0.0002586348,0.000273996,0.3367477,0.6468077,0.0004201578,0.00001736866,0.0008097177],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007172799,0.0001416585,0.9905037,0.00004164602,0.0006188279,0.0009677394,0.0001069292,0.0003767866,0.00006993851],"genre_scores_gemma":[0.9923247,0.00002660706,0.00725543,0.00001775564,0.00006560391,0.0002324756,9.626042e-7,0.00004077075,0.00003566469],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9851519,"threshold_uncertainty_score":0.9999265,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3197603378","doi":"10.1109/tcad.2021.3109863","title":"RLPlace: Using Reinforcement Learning and Smart Perturbations to Optimize FPGA Placement","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":43,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Vector Institute; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Huawei Technologies; VMware; Google","keywords":"Field-programmable gate array; Computer science; Reinforcement learning; Simulated annealing; Quality (philosophy); Parallel computing; Algorithm; Artificial intelligence; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.03147460674607729,"gpt":0.237124561965308,"spread":0.2056499552192307,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002948825,0.0002848696,0.0004240216,0.000296517,0.0001922759,0.0001496855,0.00008319478,0.0001454451,0.00002735697],"category_scores_gemma":[0.00000712187,0.0002762344,0.00006350609,0.0003625038,0.00003268492,0.0001284411,0.000002581813,0.0002939382,0.000003122486],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001493934,"about_ca_system_score_gemma":0.0000706072,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007140919,"about_ca_topic_score_gemma":0.000002930975,"domain_scores_codex":[0.9984989,0.0001613685,0.0005406901,0.0003159197,0.0002204483,0.0002626778],"domain_scores_gemma":[0.9991682,0.000192427,0.00006776851,0.0001961048,0.000222539,0.0001529201],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001349114,0.00003603054,0.000004672818,0.0001158673,0.0001443241,0.00001080349,0.0004842256,0.9257905,0.06084139,0.00004923003,0.0001993347,0.01231014],"study_design_scores_gemma":[0.0004513746,0.0003890865,0.000004295051,0.0005510554,0.00006127171,0.0001102653,0.0004713878,0.9324605,0.06470725,0.000006604484,0.0004929054,0.0002939465],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01044394,0.000434068,0.9874515,0.00001235589,0.0005492904,0.0005752596,0.00001521827,0.0002977771,0.0002205808],"genre_scores_gemma":[0.9876384,0.0002573825,0.01159581,0.0000411487,0.00003593595,0.00007516749,0.000006910805,0.00004348657,0.0003057281],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9771945,"threshold_uncertainty_score":0.999969,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2151337961","doi":"10.1109/43.924826","title":"Low-power system-level design of VLSI packet switching fabrics","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Network packet; Computer science; Dissipation; Design space exploration; Power (physics); Embedded system; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.04961320995212348,"gpt":0.234738614448858,"spread":0.1851254044967346,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001767146,0.0005562119,0.001133851,0.0007207503,0.0003173527,0.0003431349,0.0008891757,0.000357318,0.0000108546],"category_scores_gemma":[0.00001248476,0.0004666143,0.0002483345,0.001192745,0.00008464832,0.0005603228,0.00000829254,0.0004874152,0.00001757326],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002136449,"about_ca_system_score_gemma":0.0002153081,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004330525,"about_ca_topic_score_gemma":0.000007223156,"domain_scores_codex":[0.9951366,0.001094808,0.001691208,0.0008253512,0.0006852233,0.0005668451],"domain_scores_gemma":[0.9963878,0.0008501383,0.0007335506,0.0009218539,0.0008625304,0.0002441396],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001473896,0.0006684073,0.00002900361,0.0006122919,0.0006505922,0.0001244262,0.002573846,0.8884587,0.02822999,0.01018639,0.001150308,0.06716865],"study_design_scores_gemma":[0.00100008,0.00126662,0.00002116561,0.002086668,0.0000463576,0.000768434,0.0006949041,0.9847641,0.008660747,0.00005751556,0.0001303792,0.00050306],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.006696345,0.0002556626,0.9865609,0.00002504738,0.00476573,0.001121368,0.00003378402,0.0003009552,0.0002401428],"genre_scores_gemma":[0.9929859,0.00008224833,0.006423055,0.00004902663,0.0001133927,0.0000761116,0.000002048166,0.00004761118,0.0002205787],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9862896,"threshold_uncertainty_score":0.9997786,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3009193187","doi":"10.1109/tcad.2020.2977605","title":"An Automated Topology Synthesis Framework for Analog Integrated Circuits","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Network topology; Topology (electrical circuits); Computer science; Algorithm; Tree (set theory); Mathematics; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.04061444235109959,"gpt":0.2629130206829645,"spread":0.2222985783318649,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000389371,0.0005369157,0.0009812936,0.000415407,0.0001709269,0.0001529739,0.0004196232,0.0005907791,0.00003367059],"category_scores_gemma":[0.0000356562,0.0004871123,0.0001771556,0.0007400445,0.0001191819,0.0002369005,0.000001283122,0.0005318424,0.000008862367],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001150163,"about_ca_system_score_gemma":0.00009643278,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001145162,"about_ca_topic_score_gemma":0.000004076127,"domain_scores_codex":[0.9974343,0.0003530054,0.0009182601,0.0005869779,0.0002273569,0.0004801243],"domain_scores_gemma":[0.9978903,0.0008658428,0.0001610906,0.0004199823,0.0003358043,0.0003269617],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001420614,0.0004236721,0.00002011936,0.001053173,0.001188368,0.00004931508,0.001854221,0.53094,0.1907697,0.002819872,0.003211587,0.2675279],"study_design_scores_gemma":[0.000381394,0.001367839,0.00001243151,0.0004821981,0.0001240187,0.00004876713,0.0003100238,0.9103053,0.08608676,0.0002251534,0.0001695865,0.0004865587],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.006400474,0.0002698271,0.9875935,0.00004483007,0.0009579862,0.001219643,0.0003496371,0.003109629,0.0000544979],"genre_scores_gemma":[0.9863406,0.0001311156,0.01281748,0.0001225189,0.0001235442,0.0003251296,0.00002261287,0.0001095566,0.000007459587],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9799401,"threshold_uncertainty_score":0.9997581,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118230018","doi":"10.1109/tcad.2010.2041839","title":"Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Modulo; Computer science; Bit (key); Arithmetic; Parallel computing; Computer hardware; Programming language; Theoretical computer science; Mathematics; Discrete mathematics; Computer security","retraction":null,"screen_n_in":null,"score":{"opus":0.06306565625064503,"gpt":0.2842323062549544,"spread":0.2211666500043094,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.003369494,0.0004844757,0.0007481351,0.0008467837,0.0008250137,0.0009933695,0.001017853,0.0003609144,0.000002463908],"category_scores_gemma":[0.00004439125,0.0004361362,0.000244474,0.0008588607,0.0001991485,0.0006811129,0.000007995155,0.0004120267,0.000002557832],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001418696,"about_ca_system_score_gemma":0.0004095956,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008410638,"about_ca_topic_score_gemma":0.00001148947,"domain_scores_codex":[0.9962828,0.0004942194,0.001157082,0.001067869,0.0004417994,0.0005562927],"domain_scores_gemma":[0.9954719,0.001386151,0.0005967858,0.0009655658,0.001378168,0.0002014374],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009359778,0.0004428481,0.0000181564,0.0008120737,0.0003508521,0.000004833581,0.002344464,0.07510553,0.6775854,0.03611265,0.0007544729,0.2063751],"study_design_scores_gemma":[0.0007104395,0.0005640613,0.000006283549,0.0005031598,0.00005075191,0.00007952565,0.00013133,0.863775,0.1318875,0.00165572,0.0002056259,0.0004305801],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01905505,0.0001046285,0.9716418,0.00002364115,0.005293013,0.003242652,0.0001021324,0.0005239173,0.00001318266],"genre_scores_gemma":[0.8350145,0.00000316236,0.1644513,0.00003943575,0.0001502964,0.0002038539,0.00001255189,0.00005422753,0.00007069125],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8159594,"threshold_uncertainty_score":0.999809,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118890464","doi":"10.1109/43.892852","title":"Fast and efficient parametric modeling of contact-to-substrate coupling","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Substrate coupling; Computer science; Parametric model; Parametric statistics; Coupling (piping); Backplane; Speedup; Microstrip; Substrate (aquarium); Electronic engineering; Layer (electronics); Parallel computing; Computer hardware; Materials science; Mechanical engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.0213125605467036,"gpt":0.2098669007411185,"spread":0.1885543401944149,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000286374,0.0002355482,0.0004801879,0.0002790594,0.0000897244,0.00004876131,0.0001084061,0.0001191709,0.00002407355],"category_scores_gemma":[0.00000269698,0.0002106487,0.00005704285,0.000484663,0.00003212608,0.00005578165,7.606018e-7,0.0002316425,0.000002943515],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004120349,"about_ca_system_score_gemma":0.00003045852,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001780387,"about_ca_topic_score_gemma":0.000004111915,"domain_scores_codex":[0.9985934,0.00007153315,0.0006140172,0.0002864404,0.0002015469,0.0002330866],"domain_scores_gemma":[0.999222,0.000246486,0.00005132798,0.000220874,0.0001237822,0.0001354856],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004363461,0.00008346574,0.000004021522,0.0001614349,0.00005563626,0.000001974118,0.0002611121,0.9231113,0.0418049,0.00001954126,0.000006280162,0.03444673],"study_design_scores_gemma":[0.0004774991,0.000667153,0.00004489701,0.0005938432,0.00003730453,0.00002203667,0.0001069387,0.9785382,0.01931266,0.000009910673,0.000002888331,0.0001867316],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.496692,0.0003399411,0.5024257,0.000001803195,0.000143365,0.0002807353,0.00001699333,0.00005689963,0.00004257449],"genre_scores_gemma":[0.9990353,0.0001819236,0.0007031571,0.000003742828,0.00001525682,0.0000208181,0.000001895086,0.0000233771,0.0000145564],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5023432,"threshold_uncertainty_score":0.8590004,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2099124997","doi":"10.1109/tcad.2011.2153853","title":"An Optimal and Practical Approach to Single Constant Multiplication","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Multiplication (music); Constant (computer programming); Arithmetic; Mathematics; Computer science; Combinatorics; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.1102515315918191,"gpt":0.2907375211890358,"spread":0.1804859895972167,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006349972,0.0002489356,0.0004153888,0.0002344846,0.0001503937,0.0002219454,0.0002701185,0.0001288964,0.000002601459],"category_scores_gemma":[0.00001198547,0.0002002103,0.00004855807,0.0004667541,0.0001088333,0.0004654933,0.000004408742,0.0002305114,0.000003435706],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004218074,"about_ca_system_score_gemma":0.00007283603,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001634031,"about_ca_topic_score_gemma":5.205252e-7,"domain_scores_codex":[0.99783,0.0005089979,0.0005014621,0.0006443883,0.0002447315,0.0002704284],"domain_scores_gemma":[0.9984661,0.0003075463,0.0001558213,0.0004680794,0.0002745911,0.0003278388],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001149545,0.002565711,0.00000825509,0.00009028953,0.0001543988,0.00002439834,0.003662966,0.01947024,0.0573762,0.01330975,0.0000606043,0.9031622],"study_design_scores_gemma":[0.0004277352,0.002083472,0.00004703162,0.00009438766,0.00002364085,0.000284489,0.0002723158,0.9775883,0.01866739,0.0001500231,0.00007224586,0.0002889564],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003391123,0.00005003265,0.9950525,0.0000307918,0.0004563183,0.0006456159,0.00001447661,0.0001438848,0.0002152154],"genre_scores_gemma":[0.5337678,0.000008906872,0.4660971,0.00004749623,0.0000191653,0.00004047287,6.420487e-7,0.00001046138,0.000007969467],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9581181,"threshold_uncertainty_score":0.8164339,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2170918065","doi":"10.1109/tcad.2008.923251","title":"Statistical Thermal Profile Considering Process Variations: Analysis and Applications","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Leakage (economics); Chip; Monte Carlo method; Thermal; Spectrum analyzer; Electronic engineering; Integrated circuit; Hotspot (geology); Process variation; Materials science; Computer science; Reliability engineering; Process (computing); Engineering; Optoelectronics; Electrical engineering; Statistics; Mathematics; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.0211670936302663,"gpt":0.2190209050151152,"spread":0.1978538113848489,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002253948,0.0002787236,0.0005098807,0.0005271212,0.0002440112,0.00007506062,0.0001246295,0.0001414766,0.00002894108],"category_scores_gemma":[0.000003623748,0.000251259,0.00005722385,0.0008903161,0.0001336422,0.0002215788,0.000001011438,0.0002600701,0.00000915235],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006226413,"about_ca_system_score_gemma":0.00008651119,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007982492,"about_ca_topic_score_gemma":0.000004203007,"domain_scores_codex":[0.998459,0.0001144054,0.0005904411,0.0003376004,0.0002410039,0.0002575185],"domain_scores_gemma":[0.9989375,0.0003531144,0.00009388859,0.0002661845,0.0002129638,0.0001363444],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001692863,0.0001365522,0.0002470852,0.0003404054,0.001076122,0.00001343565,0.0009568895,0.9674832,0.008239363,0.0004114906,0.00006846958,0.02101001],"study_design_scores_gemma":[0.0004749487,0.0001744717,0.0007083773,0.0001139578,0.0002867634,0.00009960968,0.000123675,0.9888442,0.008800569,0.00002784515,0.00003365401,0.0003119399],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03356891,0.0002248013,0.9646308,0.000003897642,0.0002321155,0.000813489,0.0001425845,0.0002763648,0.0001070047],"genre_scores_gemma":[0.9938266,0.0001369183,0.005558521,0.000009998802,0.00004490493,0.0003414208,0.0000151781,0.00003652103,0.00002996523],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9602576,"threshold_uncertainty_score":0.999994,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2083553720","doi":"10.1109/tcad.2010.2049154","title":"Optimization of Imprecise Circuits Represented by Taylor Series and Real-Valued Polynomials","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Taylor series; Series (stratigraphy); Arbitrary-precision arithmetic; Algorithm; Floating point; Interval arithmetic; Function (biology); Implementation; Representation (politics); Mathematics; Fixed-point arithmetic; Point (geometry); Double-precision floating-point format; Selection (genetic algorithm); Upper and lower bounds; Branch and bound; Mathematical optimization; Computer science; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.02620939205898265,"gpt":0.2593621603881209,"spread":0.2331527683291383,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008492393,0.0003332776,0.000751734,0.0003098967,0.0001751048,0.0002081263,0.0004532245,0.0002367051,0.000009728437],"category_scores_gemma":[0.00003056978,0.0002783406,0.0001005091,0.0006756131,0.0002063946,0.0005121224,0.000007851487,0.0003430942,0.000001030059],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002667494,"about_ca_system_score_gemma":0.00008850746,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007815635,"about_ca_topic_score_gemma":0.000003436058,"domain_scores_codex":[0.9972265,0.0005444231,0.0009167266,0.0006569811,0.0003513362,0.0003040738],"domain_scores_gemma":[0.9977687,0.00051477,0.0004415485,0.0006201658,0.0004307209,0.0002241204],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006616663,0.000414333,0.00002031451,0.0001631131,0.0002295923,0.0000105875,0.0006246701,0.05120646,0.4968512,0.001640797,0.0002648897,0.4485079],"study_design_scores_gemma":[0.0008452777,0.001038417,0.00003445012,0.0001736202,0.00004281468,0.0001266148,0.00009462438,0.896185,0.1009097,0.0001560659,0.00005355618,0.0003398539],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00839987,0.0001462563,0.9888316,0.00005635532,0.001633732,0.0006477959,0.00008790576,0.0001341561,0.00006236014],"genre_scores_gemma":[0.8504356,0.0002490931,0.1489963,0.00002872517,0.00006595911,0.0000555611,0.000005522853,0.00003350355,0.0001297222],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8449785,"threshold_uncertainty_score":0.9999669,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2037455559","doi":"10.1109/tcad.2011.2165715","title":"Accelerating FPGA Routing Through Parallelization and Engineering Enhancements Special Section on PAR-CAD 2010","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Speedup; Computer science; Parallel computing; Field-programmable gate array; Router; Routing (electronic design automation); Overhead (engineering); Heuristic; Gate array; Heuristics; Embedded system; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.05512664828856144,"gpt":0.2195949649687447,"spread":0.1644683166801832,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002565215,0.0003211138,0.0003819336,0.0002271255,0.0001552968,0.000102089,0.0001040432,0.0002200236,0.00001923272],"category_scores_gemma":[0.000004504615,0.0003051916,0.00005411555,0.00025065,0.00003018898,0.0003109198,0.00000134397,0.00034266,0.000003201024],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000834629,"about_ca_system_score_gemma":0.0000180453,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001373096,"about_ca_topic_score_gemma":0.000004540919,"domain_scores_codex":[0.9985722,0.00008959608,0.0005689733,0.0003173848,0.0001863547,0.0002655156],"domain_scores_gemma":[0.9994249,0.0001019213,0.0001116396,0.0001817357,0.0001052215,0.00007463248],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001087866,0.0003436854,0.00007551198,0.0006133493,0.0005963318,0.0000240699,0.00657185,0.5783478,0.2442624,0.001180094,0.001136345,0.1667397],"study_design_scores_gemma":[0.000671005,0.000872333,0.0002022113,0.0009509692,0.00005673061,0.00004989713,0.0001948365,0.7516632,0.2446836,0.00005535658,0.00009521769,0.0005046567],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03854806,0.00008922076,0.9573806,0.000001786827,0.002523899,0.0005484068,0.00001497536,0.0004094559,0.0004836211],"genre_scores_gemma":[0.9947086,0.0002337713,0.00448543,0.0000130493,0.0004060541,0.000068011,0.000005003896,0.00004932129,0.0000307895],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9561605,"threshold_uncertainty_score":0.99994,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2303696326","doi":"10.1109/tcad.2015.2474411","title":"TSV Extracted Equivalent Circuit Model and an On-Chip Test Solution","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Parametric statistics; Through-silicon via; Equivalent circuit; Electronic engineering; Chip; Void (composites); Parametric model; Electronic circuit; Realization (probability); Integrated circuit; Testability; Computer science; Circuit extraction; Engineering; Materials science; Reliability engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.08736034808519404,"gpt":0.2482283514382359,"spread":0.1608680033530418,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003375936,0.0003406945,0.0004485819,0.0003641662,0.0001098601,0.0001065397,0.0001862737,0.0002881088,0.000002801924],"category_scores_gemma":[0.00001206281,0.0002991549,0.00005302849,0.0002679047,0.0001074869,0.0002539194,0.000001666132,0.0003967596,0.000006850295],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001325573,"about_ca_system_score_gemma":0.00007234916,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008980358,"about_ca_topic_score_gemma":0.000007930457,"domain_scores_codex":[0.9984673,0.0000881251,0.0005005167,0.0003650554,0.0002658537,0.0003131256],"domain_scores_gemma":[0.9989663,0.0001978578,0.00008762647,0.0003601756,0.0001856206,0.0002023776],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002356502,0.0002442007,0.00001610828,0.0001182938,0.0001104846,0.00001075503,0.0005542132,0.9084819,0.02923814,0.0006463728,0.0003901357,0.06016585],"study_design_scores_gemma":[0.0007330776,0.001062798,0.00004220607,0.0003059597,0.00004442892,0.00007171151,0.0003500278,0.988736,0.007919132,0.0003885795,0.00002700793,0.0003191121],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09786827,0.0003239419,0.8996861,0.00001271978,0.0006366679,0.0004396482,0.00007315122,0.0006969476,0.0002625714],"genre_scores_gemma":[0.9987003,0.0001408665,0.0009240924,0.00001549532,0.000045875,0.00005202696,0.000007059209,0.0000456434,0.00006869611],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.900832,"threshold_uncertainty_score":0.9999461,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2165203480","doi":"10.1109/43.851996","title":"Analytical models for RTL power estimation of combinational and sequential circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Combinational logic; Benchmark (surveying); Sequential logic; Algorithm; Computer science; Quadratic equation; Power (physics); Electronic circuit; Logic gate; Mathematics; Electronic engineering; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02882853325909728,"gpt":0.2290329034610601,"spread":0.2002043702019628,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003558032,0.000281333,0.0005121992,0.0003547827,0.00009899452,0.00007150248,0.000132898,0.0001957443,0.0000391835],"category_scores_gemma":[0.000002974816,0.0002647088,0.00008967621,0.0003097369,0.0001052602,0.000368062,6.758833e-7,0.0001881947,0.000003592527],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008500834,"about_ca_system_score_gemma":0.00006909033,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003580669,"about_ca_topic_score_gemma":0.000001002897,"domain_scores_codex":[0.9983627,0.00009041257,0.0007108105,0.000293265,0.0002924255,0.0002504143],"domain_scores_gemma":[0.9990789,0.0002743408,0.00009020547,0.0002080801,0.000235218,0.0001132428],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002381515,0.0001067482,0.000002192291,0.0002158176,0.0001917786,0.000001672971,0.0003052361,0.9415858,0.002869424,0.001137951,0.0001514765,0.05340809],"study_design_scores_gemma":[0.001164814,0.0005311149,0.00003615303,0.0002981088,0.00007978952,0.00004863562,0.00003637368,0.9907451,0.006530797,0.0002611055,0.0000245081,0.0002434985],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09908797,0.0001558615,0.8990787,0.000008029389,0.0005317114,0.000704181,0.0001300446,0.0001237234,0.0001797987],"genre_scores_gemma":[0.9982444,0.0000757742,0.001451738,0.00001032497,0.00002435289,0.00006575565,0.0000153906,0.0000410957,0.00007115351],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8991565,"threshold_uncertainty_score":0.9999805,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1975570043","doi":"10.1109/tcad.2011.2170988","title":"Analytical Optimization of Bit-Widths in Fixed-Point LTI Systems","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":35,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Fixed-point arithmetic; Robustness (evolution); Electronic circuit; Algorithm; Computer science; Quantization (signal processing); Range (aeronautics); Fixed point; LTI system theory; Mathematics; Floating point; Mathematical optimization; Linear system","retraction":null,"screen_n_in":null,"score":{"opus":0.04693249531288891,"gpt":0.2710562831933339,"spread":0.224123787880445,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001361611,0.0003050322,0.0007972928,0.0005760686,0.00008091767,0.0001257628,0.0004337535,0.0001968205,0.000007011241],"category_scores_gemma":[0.00001964572,0.0002454011,0.0001225754,0.001192937,0.00009775159,0.0005121674,0.000005545497,0.000311703,0.00000390153],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001013493,"about_ca_system_score_gemma":0.00009340009,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000457451,"about_ca_topic_score_gemma":8.686536e-7,"domain_scores_codex":[0.9968008,0.0008368005,0.001084042,0.0004372308,0.0004110909,0.0004300142],"domain_scores_gemma":[0.9979579,0.000707176,0.0003296352,0.0004828403,0.0002908052,0.0002316349],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002072358,0.0005814041,0.00009152278,0.0001666257,0.000104154,0.000007491084,0.0004805886,0.9224206,0.001417567,0.004404051,0.00005494265,0.07025028],"study_design_scores_gemma":[0.0005605115,0.0005348492,0.00006963533,0.0004735191,0.00002640228,0.00006556841,0.0001501233,0.9952129,0.002581164,0.00004018244,0.00003507602,0.0002500937],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00180519,0.0004661399,0.9948051,0.00003045236,0.002112027,0.0005938174,0.00002055777,0.00008494707,0.00008179052],"genre_scores_gemma":[0.9134005,0.00007153553,0.0863263,0.00002369535,0.00007163457,0.00004354283,0.000001732257,0.00002070485,0.00004036697],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9115953,"threshold_uncertainty_score":0.9999998,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2031732101","doi":"10.1109/tcad.2004.829796","title":"Indirect Test Architecture for SoC Testing","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Modular design; Computer science; Embedded system; System on a chip; Testability; Modularity (biology); Network packet; Design for testing; Computer architecture; Core (optical fiber); Chip; Architecture; Computer hardware; Engineering; Computer network; Operating system; Reliability engineering; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.05272459293730754,"gpt":0.2412766578295771,"spread":0.1885520648922696,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006273836,0.0003738135,0.0005715236,0.0004305509,0.0004038361,0.0002973901,0.0005972873,0.0001787141,0.000001115457],"category_scores_gemma":[0.00007614796,0.0003191527,0.0001422047,0.0009025673,0.00008685468,0.0002635394,0.000003574166,0.0003744005,0.000004685989],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001093157,"about_ca_system_score_gemma":0.0003092931,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002153939,"about_ca_topic_score_gemma":0.000008846585,"domain_scores_codex":[0.9977268,0.0001420291,0.0006901121,0.0006647877,0.0003090241,0.0004672311],"domain_scores_gemma":[0.9968768,0.001791972,0.0002902655,0.0004412223,0.0004206516,0.0001790421],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002673421,0.0003105474,0.00004439633,0.0001977295,0.0001112548,0.00002373867,0.0008142086,0.4371105,0.04535577,0.0008498303,0.00005314299,0.5151263],"study_design_scores_gemma":[0.002786812,0.003564961,0.00019387,0.002348334,0.00009497455,0.0008424983,0.0001807391,0.9370419,0.04938103,0.00240589,0.0001337459,0.001025269],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005136223,0.0001677001,0.9924054,0.00007373251,0.0008725962,0.0008073442,0.00004953342,0.0003954732,0.00009199824],"genre_scores_gemma":[0.972441,0.000008905828,0.02718263,0.00009886825,0.0001099721,0.00008861351,0.000002779915,0.00003234985,0.00003493046],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9673047,"threshold_uncertainty_score":0.999926,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2158923166","doi":"10.1109/tcad.2002.807889","title":"Testing asics with multiple identical cores","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Application-specific integrated circuit; Testability; Design for testing; Automatic test pattern generation; Test compression; Volume (thermodynamics); Test (biology); Computer science; Integrated circuit; Test data; Embedded system; Computer hardware; Reliability engineering; Electronic circuit; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.0522484813425532,"gpt":0.2319286910252436,"spread":0.1796802096826904,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006850424,0.0003447599,0.0005088163,0.0002916542,0.0003163075,0.0003507592,0.0004362469,0.0001349764,0.000003033555],"category_scores_gemma":[0.00006975354,0.0002707791,0.00007555771,0.00095353,0.0001218085,0.0003748426,0.000002430942,0.0003642917,0.000008254463],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006297306,"about_ca_system_score_gemma":0.0002261447,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002056719,"about_ca_topic_score_gemma":0.000007881264,"domain_scores_codex":[0.9974642,0.0003952637,0.0006838085,0.0006070303,0.0004255937,0.0004240887],"domain_scores_gemma":[0.9972622,0.001332576,0.0002542413,0.0004704611,0.0004769357,0.0002035442],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001322464,0.001068185,0.003405503,0.0004052409,0.0005201611,0.0003044737,0.001440171,0.4127008,0.05518473,0.01740875,0.0001893796,0.5073593],"study_design_scores_gemma":[0.001077289,0.001208726,0.0003451505,0.0008550917,0.00004833225,0.0007710486,0.0001697353,0.9818379,0.01292888,0.0002281331,0.00004823732,0.0004815229],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01967222,0.0001249851,0.9785393,0.00001086775,0.0006935142,0.0004201889,0.00000946825,0.0002688938,0.0002605407],"genre_scores_gemma":[0.9835739,0.000007282467,0.01623621,0.00004793218,0.00003510432,0.00003003945,9.599692e-7,0.00002656451,0.00004199205],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9639017,"threshold_uncertainty_score":0.9999744,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2150435291","doi":"10.1109/tcad.2009.2026354","title":"Closed-Form Delay and Crosstalk Models for $RLC$ On-Chip Interconnects Using a Matrix Rational Approximation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Western University","funders":"","keywords":"Spice; RLC circuit; Overshoot (microwave communication); Crosstalk; Interconnection; Approximation error; Elmore delay; Algorithm; Mathematics; Computer science; Electronic engineering; Voltage; Telecommunications; Engineering; Electrical engineering; Delay calculation","retraction":null,"screen_n_in":null,"score":{"opus":0.03620615573929071,"gpt":0.2486734545302822,"spread":0.2124672987909915,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002911199,0.0002733525,0.0003923264,0.0002674334,0.0001778722,0.0001252617,0.00009476367,0.0001633397,0.000004519863],"category_scores_gemma":[0.000004692833,0.0002425123,0.00007906143,0.0001840932,0.00004101366,0.0002563387,7.338369e-7,0.0002155506,6.350026e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009569883,"about_ca_system_score_gemma":0.00004922829,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004412108,"about_ca_topic_score_gemma":0.00000613833,"domain_scores_codex":[0.9986334,0.0000926534,0.0005394195,0.0003116837,0.00018522,0.0002375891],"domain_scores_gemma":[0.9991329,0.0003344153,0.00008732887,0.0001917413,0.0001582773,0.00009533905],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001191564,0.0001239979,8.604418e-7,0.0001993798,0.00006477776,0.00000176818,0.0005701941,0.8745497,0.08618903,0.0009848508,0.00004181834,0.03715448],"study_design_scores_gemma":[0.0009198966,0.001302067,0.00002106112,0.0005118618,0.00003937412,0.00005288715,0.00006957581,0.9684483,0.02686033,0.001538959,0.000006757944,0.0002289517],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3814157,0.0001646876,0.6173667,0.000008836655,0.0002539604,0.0006286387,0.0000441488,0.00009060393,0.00002669186],"genre_scores_gemma":[0.9944111,0.00003628815,0.005386204,0.00001974118,0.00004836746,0.00004130469,0.00001279415,0.00002398969,0.00002024331],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.6129953,"threshold_uncertainty_score":0.9889364,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2155893249","doi":"10.1109/43.905679","title":"A 3D thermal simulation tool for integrated devices-Atar","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Thermal properties of materials","field":"Materials Science","cited_by":30,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta; Carleton University","funders":"","keywords":"Computer science; Transient (computer programming); Solver; Simulation; Capacitance; Nonlinear system; Transistor; Thermal resistance; Semiconductor device; Electronic engineering; Heat transfer; Materials science; Electrical engineering; Mechanics; Engineering; Voltage; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.05184015379281584,"gpt":0.2567859939674935,"spread":0.2049458401746776,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001067527,0.0004111833,0.0006916606,0.0002219334,0.0002639287,0.0003051026,0.0003643137,0.0002344479,0.0002638022],"category_scores_gemma":[0.0000236109,0.0003119464,0.0001191538,0.000221163,0.0001229253,0.0004511789,0.000002945757,0.0001662416,0.00006658727],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001175582,"about_ca_system_score_gemma":0.0001321755,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004774605,"about_ca_topic_score_gemma":0.000006823365,"domain_scores_codex":[0.9971646,0.0005305684,0.0009912754,0.0005568616,0.0003262755,0.0004303964],"domain_scores_gemma":[0.9979712,0.0006065682,0.0003528809,0.00041713,0.0005375633,0.0001146289],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004113874,0.0001360362,0.000005886198,0.0001087879,0.00006135274,0.000005185501,0.0002182354,0.469685,0.5050125,0.00002693714,0.0000452963,0.02428341],"study_design_scores_gemma":[0.002131092,0.00163377,0.00007475496,0.0008587206,0.0001350262,0.00007963334,0.0002559864,0.7536734,0.2391665,0.00002051813,0.001280957,0.0006896708],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4169855,0.00008966784,0.5804585,0.00001304602,0.001176043,0.0009634965,0.0001439302,0.0001485972,0.00002122442],"genre_scores_gemma":[0.996224,0.00001936616,0.003120086,0.00008739148,0.0001379683,0.0001630298,0.00001509728,0.00005834954,0.0001746863],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5792385,"threshold_uncertainty_score":0.9999332,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2116518941","doi":"10.1109/tcad.2005.862748","title":"Force-Directed Methods for Generic Placement","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Computation; Computer science; Placement; Cluster analysis; Minification; Mathematical optimization; Algorithm; Mathematics; Physical design; Artificial intelligence; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.03467480259999626,"gpt":0.2627210986315455,"spread":0.2280462960315493,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004895951,0.0003275,0.0005263938,0.0003475955,0.0001141554,0.00008193927,0.0001562394,0.0002039491,0.000009216138],"category_scores_gemma":[0.000002495477,0.0002912909,0.0001283072,0.0002884975,0.00004114911,0.0001003282,6.542418e-7,0.0001776982,0.000002396624],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001165468,"about_ca_system_score_gemma":0.00003690923,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001330942,"about_ca_topic_score_gemma":0.000004070001,"domain_scores_codex":[0.9983943,0.0001994049,0.000651371,0.0003049399,0.0001403248,0.0003096467],"domain_scores_gemma":[0.9989939,0.0003781785,0.00009680395,0.0002542912,0.0001963422,0.00008042557],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003027113,0.0001117214,0.00000136953,0.0002617951,0.0002046773,0.000002536372,0.0001041953,0.6157458,0.2280985,0.000195895,0.002832767,0.1524104],"study_design_scores_gemma":[0.0005231153,0.0004668077,0.000004590964,0.0001736564,0.00005950843,0.00002905493,0.00003501829,0.8203485,0.1771925,0.0001328068,0.0007551124,0.0002792617],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001207269,0.0007284959,0.994521,0.000003893153,0.001037424,0.001196129,0.00008273472,0.001028763,0.0001942784],"genre_scores_gemma":[0.8735674,0.0001241539,0.1253001,0.000017151,0.0001133681,0.0004708559,0.00002118851,0.00008320248,0.0003025436],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8723602,"threshold_uncertainty_score":0.9999539,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2153245554","doi":"10.1109/tcad.2005.852040","title":"Calligrapher: a new layout-migration engine for hard intellectual property libraries","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Datapath; Standard cell; Metric (unit); Solver; Process (computing); Constraint (computer-aided design); Page layout; Computer engineering; Parallel computing; Integrated circuit; Programming language; Mathematics; Operating system; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.039085538524316,"gpt":0.2124398461675886,"spread":0.1733543076432726,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002342102,0.0003482877,0.000489709,0.00036846,0.0001084515,0.0001674444,0.0001850631,0.0002333173,0.00002648679],"category_scores_gemma":[0.000008915417,0.0002567458,0.0001321628,0.0003659295,0.00005256691,0.000332977,8.18712e-7,0.0002575913,0.00000695754],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007183275,"about_ca_system_score_gemma":0.00009407892,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001491789,"about_ca_topic_score_gemma":0.0000261454,"domain_scores_codex":[0.9985225,0.00008662375,0.0006138753,0.0003077686,0.0001803051,0.0002889054],"domain_scores_gemma":[0.9990693,0.0003059927,0.00007265201,0.0002432393,0.0001593034,0.0001494865],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008039116,0.0001358773,0.000002796126,0.0002498687,0.000317905,0.00000252054,0.002656368,0.5081458,0.03152004,0.0002177089,0.02183713,0.4348336],"study_design_scores_gemma":[0.0005454748,0.0007817448,0.00000275069,0.000332744,0.00005639551,0.00003815274,0.0001231642,0.8818272,0.109526,0.00004859246,0.006381612,0.0003361208],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0034462,0.000742056,0.9931403,0.00004550489,0.0005629524,0.001130741,0.00006907647,0.0007890293,0.00007409143],"genre_scores_gemma":[0.9750623,0.0003249532,0.02342306,0.00004310741,0.0002052093,0.0002616537,0.00001417062,0.0000722304,0.000593318],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9716161,"threshold_uncertainty_score":0.9999885,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2099432024","doi":"10.1109/tcad.2005.859507","title":"Dynamic-range estimation","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Nonlinear system; Computer science; Dynamic range; Algorithm; Polynomial; Dynamic demand; Range (aeronautics); Polynomial chaos; Mathematics; Mathematical optimization; Power (physics); Parallel computing; Monte Carlo method","retraction":null,"screen_n_in":null,"score":{"opus":0.0153834811345953,"gpt":0.202546854744286,"spread":0.1871633736096907,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002964949,0.0003321434,0.0004755416,0.0003614889,0.0001268546,0.00009795516,0.0001538654,0.0002053533,0.00001639464],"category_scores_gemma":[0.000001892954,0.0003063896,0.0001071218,0.000373714,0.00006803621,0.0001820511,4.42807e-7,0.0002741274,0.00002511228],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001290372,"about_ca_system_score_gemma":0.00004337714,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000314111,"about_ca_topic_score_gemma":0.00001550631,"domain_scores_codex":[0.9983702,0.0001463597,0.0006298773,0.000300731,0.000252275,0.000300572],"domain_scores_gemma":[0.9991937,0.0002089237,0.00009626831,0.0002515886,0.0001519188,0.00009758201],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001009349,0.00008079807,0.000004002587,0.000143567,0.0001017089,0.00001305142,0.00009101713,0.9369423,0.01477519,0.001351645,0.0005328133,0.0459538],"study_design_scores_gemma":[0.0005568353,0.0002805194,0.000064251,0.0003021652,0.00007095308,0.00008901238,0.00006583334,0.9930895,0.004573548,0.0004796153,0.0000930473,0.000334738],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00839491,0.0006654488,0.9884943,0.000002474075,0.001036703,0.0004966796,0.00007023483,0.0004188788,0.0004203081],"genre_scores_gemma":[0.9988268,0.00006982789,0.0007356387,0.00001236417,0.00004445851,0.00005541466,0.00001592615,0.00005301512,0.0001865755],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9904318,"threshold_uncertainty_score":0.9999388,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2147083788","doi":"10.1109/tcad.2008.2009166","title":"Deviation-Based LFSR Reseeding for Test-Data Compression","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Metric (unit); Benchmark (surveying); Algorithm; Computer science; Cube (algebra); Mathematics; Data mining; Engineering; Combinatorics","retraction":null,"screen_n_in":null,"score":{"opus":0.09581163215904408,"gpt":0.2845699873334522,"spread":0.1887583551744081,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009697129,0.0003196462,0.0005166624,0.0004183738,0.0004120063,0.0003575267,0.001108373,0.0001663675,0.000002093294],"category_scores_gemma":[0.00006856347,0.0002740652,0.00009743622,0.0006670497,0.00004899518,0.0005485372,0.000004364083,0.0002688231,0.000003374281],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007319546,"about_ca_system_score_gemma":0.0002254274,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00009274304,"about_ca_topic_score_gemma":0.000002456694,"domain_scores_codex":[0.9974877,0.0002064101,0.000767995,0.0007624119,0.0003876429,0.000387854],"domain_scores_gemma":[0.9962481,0.001898674,0.0003308979,0.0008656228,0.0004884742,0.0001682601],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000009080638,0.0005434452,0.00007176706,0.0001798045,0.00007753899,0.00001406724,0.0002934673,0.2930246,0.04274128,0.001264974,0.001026968,0.660753],"study_design_scores_gemma":[0.0008614485,0.0009874512,0.00009503654,0.0008713288,0.00003123111,0.00003497631,0.00003720108,0.9897009,0.006772696,0.0002052544,0.000107074,0.0002954525],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001053493,0.0002032511,0.9965473,0.0001552291,0.0008060301,0.000786028,0.00009185272,0.0002968589,0.00005998794],"genre_scores_gemma":[0.9860173,0.00001585712,0.01357966,0.0001768656,0.0001041331,0.00003182105,0.00002019975,0.00001874132,0.00003539833],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9849638,"threshold_uncertainty_score":0.9999712,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2110405757","doi":"10.1109/tcad.2005.860957","title":"Placement Algorithm in Analog-Layout Designs","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University; Dalhousie University","funders":"","keywords":"Computer science; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.02644971233590213,"gpt":0.2178151001823279,"spread":0.1913653878464257,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004222121,0.000352013,0.0005398063,0.0006090558,0.00007174122,0.00008627028,0.0001802238,0.0002263833,0.00001468685],"category_scores_gemma":[0.000001129748,0.0003250045,0.00008639223,0.0005022311,0.00005565079,0.0001455696,6.922244e-7,0.0003300827,0.000007146599],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001796305,"about_ca_system_score_gemma":0.00004636712,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006121877,"about_ca_topic_score_gemma":0.00002250634,"domain_scores_codex":[0.9981187,0.0001882986,0.0007648086,0.0003308354,0.0002449738,0.000352364],"domain_scores_gemma":[0.9992782,0.0001758057,0.00008417449,0.0002675596,0.0001081963,0.00008605384],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001508751,0.0002098508,0.00001731032,0.0001204091,0.0001029193,0.00003769993,0.0001779707,0.8731887,0.03259534,0.0001535149,0.0009869413,0.09239429],"study_design_scores_gemma":[0.000747844,0.000509728,0.00005809241,0.0004344193,0.00003400023,0.00005982307,0.0001209295,0.9405707,0.05683928,0.000112736,0.0001205799,0.0003918832],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005791768,0.0004506255,0.9915299,0.000003931649,0.0006349033,0.0007327325,0.00006665006,0.0004425795,0.0003468392],"genre_scores_gemma":[0.9930447,0.0001082268,0.006504582,0.00001294828,0.00006203153,0.0001207846,0.00001000432,0.0000497925,0.00008691821],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.987253,"threshold_uncertainty_score":0.9999202,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4368232696","doi":"10.1109/tcad.2023.3272582","title":"Koios 2.0: Open-Source Deep Learning Benchmarks for FPGA Architecture and CAD Research","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of New Brunswick; University of Toronto","funders":"Vector Institute; VMware; National Science Foundation","keywords":"Benchmark (surveying); Field-programmable gate array; Computer science; Computer architecture; Suite; CAD; Computer engineering; Verilog; Electronic design automation; Embedded system; Parallel computing; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.0593460382996578,"gpt":0.2861478695518774,"spread":0.2268018312522196,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001418348,0.0002999844,0.0005199583,0.0007301221,0.0003619084,0.0002782447,0.0003325416,0.0002736817,0.000009642061],"category_scores_gemma":[0.00001767626,0.0002664164,0.00007407086,0.0007697649,0.0001236482,0.0001487206,0.000005732464,0.0007491318,0.000004135977],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007213907,"about_ca_system_score_gemma":0.00004323235,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002164371,"about_ca_topic_score_gemma":0.00001436232,"domain_scores_codex":[0.9979532,0.0003743471,0.0004992858,0.0004288896,0.000274858,0.0004694638],"domain_scores_gemma":[0.998238,0.00102166,0.0000670524,0.0002648535,0.0002502425,0.0001581923],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004466464,0.0000482143,0.00000779844,0.0004701577,0.0001871084,0.00001140615,0.001660534,0.5659356,0.02818856,0.0001398227,0.001747904,0.4015583],"study_design_scores_gemma":[0.0007659288,0.001135284,0.00002527932,0.0006958316,0.00003674674,0.00007976916,0.0009341088,0.9698111,0.02308634,0.0002865704,0.002753352,0.0003896239],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0125556,0.0004233073,0.9841851,0.00002132946,0.0004026069,0.001570854,0.00004425065,0.0005818165,0.0002151241],"genre_scores_gemma":[0.9966147,0.0004134853,0.002128111,0.00001044055,0.00007218358,0.0003750683,0.00002062224,0.00007871916,0.0002866519],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9840591,"threshold_uncertainty_score":0.9999788,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2143096499","doi":"10.1109/43.905677","title":"Delay and current estimation in a CMOS inverter with an RC load","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Inverter; Capacitance; CMOS; Transistor; Voltage; Electronic engineering; Control theory (sociology); Electrical engineering; Mathematics; Computer science; Physics; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02278098671632121,"gpt":0.2194090058420123,"spread":0.1966280191256911,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003115385,0.0003168961,0.0004194623,0.0004033416,0.00007274559,0.000110175,0.0001227347,0.0001330275,0.000006992208],"category_scores_gemma":[0.000001496791,0.0002568456,0.00002882341,0.0004885418,0.00006354402,0.0004873851,7.189729e-7,0.0003248529,0.000006041441],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001549137,"about_ca_system_score_gemma":0.00007694858,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002385419,"about_ca_topic_score_gemma":0.00007052718,"domain_scores_codex":[0.9984952,0.0001299146,0.0005074247,0.0003235507,0.0002649633,0.0002789665],"domain_scores_gemma":[0.9992989,0.00009648098,0.0000719017,0.0002530472,0.0001423687,0.0001372738],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00007106189,0.0001483829,0.0001559594,0.0001921759,0.00008122787,0.00002417824,0.0009229581,0.8340843,0.002961643,0.00003129686,0.00006731958,0.1612595],"study_design_scores_gemma":[0.001131271,0.000750032,0.0002275726,0.0007359984,0.00003463824,0.0002093439,0.00008705861,0.9943124,0.002122539,0.00001496735,0.00007044817,0.0003037102],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2734477,0.0003274864,0.7251093,0.000003569138,0.0004584249,0.000466576,0.00001037243,0.0001443696,0.00003217605],"genre_scores_gemma":[0.9980142,0.0002801807,0.001528437,0.00001172612,0.00002573676,0.00007919213,0.000004614413,0.00004175255,0.0000142206],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7245664,"threshold_uncertainty_score":0.9999884,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2929289575","doi":"10.1109/tcad.2019.2908921","title":"On Error Injection for NoC Platforms: A UVM-Based Generic Verification Environment","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Emulation; Router; Computer science; Embedded system; Error detection and correction; Network on a chip; Fault injection; Operating system; Computer network; Algorithm; Software","retraction":null,"screen_n_in":null,"score":{"opus":0.03960358304030367,"gpt":0.226856878758497,"spread":0.1872532957181933,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006744615,0.0003470285,0.000508729,0.0004465894,0.0002171498,0.0001982556,0.0003803856,0.0002313448,0.00001513514],"category_scores_gemma":[0.000003913042,0.0002897164,0.0001805863,0.0003753009,0.00003980441,0.0002991341,0.000002004645,0.0002423805,0.00004406907],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002412979,"about_ca_system_score_gemma":0.000107839,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001203995,"about_ca_topic_score_gemma":0.000003068919,"domain_scores_codex":[0.9976348,0.0001931318,0.0007666991,0.0007111841,0.0003685827,0.0003256598],"domain_scores_gemma":[0.9981966,0.0004694402,0.0003656016,0.0006487246,0.000201904,0.0001177343],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001088746,0.0002511456,0.000006151992,0.0001197819,0.0001032309,0.000001348503,0.0002681622,0.9557025,0.006309054,0.004192875,0.0003794389,0.03255745],"study_design_scores_gemma":[0.001185477,0.003591371,0.00001886454,0.0003425369,0.0000181221,0.00004038043,0.0001107449,0.9874882,0.006170296,0.0001401359,0.0005810743,0.0003128296],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02910123,0.00007659864,0.965111,0.00003284999,0.003723795,0.00170884,0.00003180438,0.0001572711,0.00005665213],"genre_scores_gemma":[0.9956381,0.00001321324,0.003537502,0.0001388214,0.00008503923,0.0002918925,0.00001030226,0.00003139802,0.0002537371],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9665369,"threshold_uncertainty_score":0.9999555,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2125630634","doi":"10.1109/tcad.2006.883926","title":"Generalized Power-Delay Metrics in Deep Submicron CMOS Designs","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"CMOS; Metric (unit); Set (abstract data type); Computer science; Power (physics); Product (mathematics); Algorithm; Electrical engineering; Mathematics; Engineering; Physics; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.0291038094090676,"gpt":0.2269094821310498,"spread":0.1978056727219822,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001428484,0.0005553366,0.000835959,0.001621815,0.0001222431,0.0001278842,0.0003589546,0.0004069846,0.00002843358],"category_scores_gemma":[0.000007832835,0.0005149968,0.0001391028,0.001801857,0.00008682773,0.0003348938,0.000001801308,0.0006118079,0.00002587292],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004176907,"about_ca_system_score_gemma":0.00008388417,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000257209,"about_ca_topic_score_gemma":0.00004456414,"domain_scores_codex":[0.9968231,0.000247772,0.001273497,0.0004991879,0.0004437595,0.0007126787],"domain_scores_gemma":[0.9983794,0.0005122557,0.0001595604,0.000471024,0.0002412689,0.000236481],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000987091,0.0002355909,0.0000764513,0.0001999602,0.000259703,0.0001003734,0.001008778,0.8563114,0.09855393,0.0001967106,0.0002951291,0.04266329],"study_design_scores_gemma":[0.002358794,0.0008216506,0.0001988891,0.0004477169,0.00007378105,0.0001880784,0.0002902551,0.8730885,0.1214248,0.00002557219,0.0002772808,0.0008046928],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1558098,0.0009403737,0.8397318,0.000004074,0.002138027,0.0008622889,0.00002584383,0.0003330786,0.0001547152],"genre_scores_gemma":[0.9941931,0.0003003875,0.005192238,0.00003178735,0.00006052165,0.00005506374,0.000006528638,0.0001030295,0.00005739339],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8383833,"threshold_uncertainty_score":0.9997302,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2121845874","doi":"10.1109/tcad.2008.923635","title":"A Linear-Time Approach for Static Timing Analysis Covering All Process Corners","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Process (computing); Process corners; Computer science; Network analysis; Static analysis; Delay calculation; Algorithm; Control theory (sociology); Engineering; Propagation delay; Embedded system; Electrical engineering; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.04499501525916132,"gpt":0.2357854363319852,"spread":0.1907904210728238,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003829125,0.0004163729,0.00084714,0.0007273041,0.0001813724,0.00007106637,0.0002431609,0.0001864466,0.00000934249],"category_scores_gemma":[0.000004706299,0.0003773808,0.0001926148,0.001051006,0.00008127235,0.0002868775,9.090596e-7,0.0002786689,0.000007068559],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001521012,"about_ca_system_score_gemma":0.00009006436,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006425494,"about_ca_topic_score_gemma":0.000001147687,"domain_scores_codex":[0.9979424,0.00010146,0.0007715952,0.0004395665,0.0003171456,0.0004278553],"domain_scores_gemma":[0.9988095,0.0002968066,0.0001488725,0.0003237175,0.0002615687,0.0001595185],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003804419,0.0001059376,0.00001289474,0.0004431909,0.001340431,0.000006948124,0.001175947,0.9858125,0.00824203,0.000005105486,0.0001658941,0.002651033],"study_design_scores_gemma":[0.0008002382,0.0003686117,0.00001263663,0.0001575749,0.0004185294,0.00006469522,0.0001664201,0.9858489,0.01173759,0.000003206924,0.00002774463,0.0003938344],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06938383,0.0001195887,0.9285807,0.000002309675,0.0003911029,0.00100475,0.00009574688,0.0003524741,0.00006951349],"genre_scores_gemma":[0.9875562,0.00007974942,0.01185943,0.00001965999,0.00004972172,0.0002227001,0.00003401942,0.00007599632,0.0001025638],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9181724,"threshold_uncertainty_score":0.9998678,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118952760","doi":"10.1109/tcad.2008.2006091","title":"Automated Scan Chain Division for Reducing Shift and Capture Power During Broadside At-Speed Test","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Scan chain; Automatic test pattern generation; Fault coverage; Division (mathematics); Broadside; Power (physics); Computer science; SIGNAL (programming language); Fault (geology); Algorithm; Real-time computing; Engineering; Electronic circuit; Integrated circuit; Electrical engineering; Arithmetic; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02896202890509353,"gpt":0.2295475162427321,"spread":0.2005854873376386,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005127953,0.0004220852,0.0006438661,0.0004512288,0.0008363044,0.0002045864,0.0004061811,0.00019058,0.000002966207],"category_scores_gemma":[0.00003485103,0.0003696457,0.0001255213,0.0005851376,0.0001308241,0.0003872984,0.000009226487,0.0002970243,0.000003079677],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001506199,"about_ca_system_score_gemma":0.0001393566,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004504207,"about_ca_topic_score_gemma":0.0000103891,"domain_scores_codex":[0.9973481,0.0002072698,0.0007764504,0.0008203348,0.0003486575,0.0004991848],"domain_scores_gemma":[0.9978526,0.0008368021,0.0003143192,0.0004685551,0.0002819777,0.0002457933],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004238405,0.001137878,0.001428729,0.001064007,0.0005904422,0.0003993633,0.01457349,0.4347191,0.455535,0.0008108836,0.0009526919,0.08874603],"study_design_scores_gemma":[0.001351427,0.000704826,0.002092092,0.001028512,0.00002828644,0.0009123622,0.000112657,0.977538,0.01570038,0.00002860033,0.00001538647,0.0004874865],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2425475,0.000286452,0.755333,0.00004119417,0.0005635665,0.0006254947,0.00003721317,0.0005278778,0.00003774941],"genre_scores_gemma":[0.9979317,0.00004014694,0.001722164,0.00004000778,0.00004518939,0.00003307807,0.000004656918,0.00003876236,0.0001443622],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7553842,"threshold_uncertainty_score":0.9998755,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2072903329","doi":"10.1109/tcad.2015.2402172","title":"Managing Laser Power in Silicon-Photonic NoC Through Cache and NoC Reconfiguration","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Division of Computing and Communication Foundations; Ministère de l'Économie, de la Science et de l'Innovation - Québec","keywords":"Computer science; Bandwidth (computing); Photonics; Dissipation; Cache; Silicon photonics; Chip; Control reconfiguration; Laser; Embedded system; Electronic engineering; Optoelectronics; Parallel computing; Materials science; Computer network; Telecommunications; Engineering; Physics; Optics","retraction":null,"screen_n_in":null,"score":{"opus":0.03744946676740017,"gpt":0.231182038449229,"spread":0.1937325716818288,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003326205,0.0002477609,0.0004154934,0.0001899803,0.0000482306,0.00009618665,0.0001053084,0.0001657327,0.00001166066],"category_scores_gemma":[0.000004365471,0.0002177862,0.00004323114,0.0002764455,0.00006006742,0.0002914035,0.000001041476,0.000297337,0.000009382743],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001276951,"about_ca_system_score_gemma":0.00006085043,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004344544,"about_ca_topic_score_gemma":0.00005811224,"domain_scores_codex":[0.9986823,0.0001223594,0.0004970013,0.0002863679,0.0001641233,0.0002478022],"domain_scores_gemma":[0.9993467,0.0001680995,0.00006030417,0.0001951143,0.000103787,0.0001260005],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000940649,0.0002081466,0.00003511526,0.0004529803,0.0003240279,0.00005620765,0.003950435,0.9389633,0.01846126,0.001111283,0.0003343036,0.03600885],"study_design_scores_gemma":[0.0009825869,0.0003179209,0.00005413366,0.0004494672,0.0000310265,0.00006707312,0.0007530643,0.9761773,0.02049146,0.0001776283,0.0002117723,0.0002865072],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1337763,0.0007543054,0.8621885,0.00002095933,0.0008507983,0.0004508021,0.00002077923,0.0001296607,0.001807857],"genre_scores_gemma":[0.9990242,0.0002429806,0.0005459684,0.00004091559,0.00001857428,0.00004182047,0.000003582143,0.00002871571,0.00005328863],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8652478,"threshold_uncertainty_score":0.8881063,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3036728738","doi":"10.1109/tcad.2020.3003906","title":"A Design Framework for Invertible Logic","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"Precursory Research for Embryonic Science and Technology; Ministry of Education, Culture, Sports, Science and Technology; Canon Medical Systems Corporation","keywords":"SystemC; Computer science; Logic synthesis; Invertible matrix; Stochastic computing; Logic family; Sequential logic; Field-programmable gate array; Probabilistic logic; Digital electronics; Theoretical computer science; Logic gate; Computer engineering; Computer architecture; Electronic circuit; Algorithm; Parallel computing; Embedded system; Mathematics; Engineering; Computation","retraction":null,"screen_n_in":null,"score":{"opus":0.06223813024559675,"gpt":0.2338192787165543,"spread":0.1715811484709576,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003794692,0.0004458721,0.0007004786,0.0002737819,0.0001509962,0.0001364317,0.000319019,0.0003280065,0.0000221536],"category_scores_gemma":[0.00001392598,0.0003932994,0.0001314219,0.0006641041,0.00007153114,0.0002472543,0.000001296763,0.0004501897,0.00003138143],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001037293,"about_ca_system_score_gemma":0.00009333617,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002355884,"about_ca_topic_score_gemma":5.562157e-7,"domain_scores_codex":[0.9979122,0.0001854893,0.0007380187,0.0004521174,0.000270814,0.0004413531],"domain_scores_gemma":[0.9984015,0.0007018719,0.0001173333,0.0003173968,0.0002088514,0.000253098],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009100176,0.0000725195,0.000002364792,0.0004512284,0.0002689765,0.000008427706,0.0008730187,0.9551154,0.02471206,0.0006715271,0.001621252,0.01611219],"study_design_scores_gemma":[0.0007980607,0.001358263,0.000002614709,0.0004421541,0.00007477115,0.00002521948,0.0001281247,0.9409097,0.05529755,0.0003298383,0.0002198897,0.0004138496],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001766639,0.0004753559,0.9938269,0.00005911717,0.001606243,0.001554337,0.0000591823,0.0006154099,0.00003682315],"genre_scores_gemma":[0.9540004,0.0001602271,0.04514408,0.0002020502,0.0001408228,0.0002323046,0.000004732939,0.00009320916,0.00002222152],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9522337,"threshold_uncertainty_score":0.9998519,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2008284187","doi":"10.1109/tcad.2008.2006144","title":"Functionally Linear Decomposition and Synthesis of Logic Circuits for FPGAs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"XOR gate; Logic synthesis; Logic optimization; Computer science; Logic family; Scalability; Logic gate; Lookup table; Set (abstract data type); Gaussian elimination; Sequential logic; Algorithm; Binary decision diagram; Electronic circuit; Parallel computing; Gaussian; Programming language; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.07307298586878275,"gpt":0.2814145922781006,"spread":0.2083416064093178,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008341019,0.0002622258,0.0005333417,0.0004056588,0.0002594069,0.00005356097,0.0003375275,0.0001869513,0.00000270788],"category_scores_gemma":[0.00003356424,0.0002340109,0.0001141468,0.000443887,0.0001596028,0.0003875195,0.000003214456,0.0001714817,0.000002186672],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006526346,"about_ca_system_score_gemma":0.0001315517,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006439453,"about_ca_topic_score_gemma":0.000001113732,"domain_scores_codex":[0.9977865,0.0003946865,0.0007738251,0.0005003629,0.0003127627,0.0002318867],"domain_scores_gemma":[0.9975066,0.0009968129,0.0003713115,0.0004058172,0.0006060568,0.0001134],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002414957,0.001483697,0.00006014178,0.001230228,0.0006960774,0.00001886316,0.001849748,0.2856814,0.123613,0.03882322,0.0003131908,0.5459889],"study_design_scores_gemma":[0.0007039752,0.001104591,0.0002638492,0.0003931896,0.00005355464,0.0003491289,0.00005186279,0.9148133,0.08155645,0.0003838999,0.00004962174,0.0002765147],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01269802,0.0001862252,0.9851254,0.00002986996,0.0009488406,0.0007927433,0.00005453979,0.0001107823,0.0000535428],"genre_scores_gemma":[0.834112,0.0001302945,0.1655007,0.00003459928,0.00004240445,0.0001279591,0.000003128182,0.00001738607,0.00003149169],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8214141,"threshold_uncertainty_score":0.9542688,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2130056453","doi":"10.1109/43.838996","title":"Time-domain thermal noise simulation of switched capacitor circuits and delta-sigma modulators","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Waveform; Time domain; Noise (video); Electronic engineering; Computer science; Delta-sigma modulation; Electronic circuit; Algorithm; Computation; Dither; White noise; Noise generator; Control theory (sociology); Noise shaping; Engineering; Electrical engineering; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.0178501335143002,"gpt":0.2029002222483071,"spread":0.1850500887340069,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004671859,0.0004543083,0.0007944881,0.0003739019,0.0001444723,0.00006699162,0.0001830788,0.0003134172,0.00008399928],"category_scores_gemma":[0.000004106573,0.0004175373,0.0001403243,0.0004298816,0.0001598037,0.0002460283,8.302188e-7,0.0003258598,0.0000138583],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009137466,"about_ca_system_score_gemma":0.00006348178,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001405439,"about_ca_topic_score_gemma":0.000003053336,"domain_scores_codex":[0.9976657,0.0002962408,0.0008990313,0.000425137,0.000342912,0.0003709592],"domain_scores_gemma":[0.9986916,0.0004042929,0.0001502344,0.0003361946,0.0002106609,0.0002070178],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003025471,0.00008584852,0.000008692527,0.0001551444,0.0002486242,0.000007775191,0.0007399918,0.8198167,0.09859207,0.00007971075,0.00004444607,0.08019072],"study_design_scores_gemma":[0.001089782,0.0005080221,0.0000849899,0.0004318908,0.0001177081,0.00005134429,0.0001992008,0.9811204,0.01577539,0.0001188464,0.00005188719,0.0004505377],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3107893,0.0003557575,0.6876706,0.000001177825,0.0003070332,0.0004972957,0.00008175624,0.0001575808,0.0001394022],"genre_scores_gemma":[0.9994853,0.00007982575,0.0001079131,0.00001295888,0.00008482043,0.00003685677,0.00001050835,0.00007229659,0.000109515],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.688696,"threshold_uncertainty_score":0.9998276,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4312889722","doi":"10.1109/tcad.2022.3226668","title":"Bulls-Eye: Active Few-Shot Learning Guided Logic Synthesis","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"National Science Foundation","keywords":"Shot (pellet); Computer science; Artificial intelligence; Materials science","retraction":null,"screen_n_in":null,"score":{"opus":0.0656011685826022,"gpt":0.2561631510089744,"spread":0.1905619824263722,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001145463,0.0004392529,0.0007361245,0.000614084,0.001060873,0.0002887858,0.0009727623,0.0001353508,0.00005522503],"category_scores_gemma":[0.00004338873,0.0004102583,0.0002011388,0.001193879,0.0000950184,0.0003626961,0.00001675303,0.0008758371,0.0000146571],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000256857,"about_ca_system_score_gemma":0.0002548378,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004200038,"about_ca_topic_score_gemma":0.000002402104,"domain_scores_codex":[0.9957615,0.001298642,0.0008622097,0.0008788634,0.0006622752,0.0005365714],"domain_scores_gemma":[0.9972616,0.001182386,0.0004574532,0.0005653548,0.0003345591,0.0001986143],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008314603,0.000353409,0.00003337737,0.00008598222,0.0002553538,0.00009439255,0.001199172,0.6757241,0.0195252,0.001564613,0.0003053763,0.3008507],"study_design_scores_gemma":[0.0006728698,0.001257792,0.00006704127,0.0003430646,0.00007774194,0.0005035278,0.0009656048,0.981858,0.01293243,0.0002166493,0.0004343337,0.0006709333],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00838549,0.0002013765,0.988449,0.0001000177,0.001384419,0.0005595777,0.00004089395,0.0004366121,0.000442572],"genre_scores_gemma":[0.9978322,0.00003661619,0.001425269,0.0001214312,0.00006420579,0.0002002119,0.000004083468,0.00003829374,0.0002777349],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9894466,"threshold_uncertainty_score":0.999835,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2123198997","doi":"10.1109/tcad.2009.2023198","title":"Real-Time Lossless Compression for Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Lossless compression; Computer science; Lossy compression; Observability; Background debug mode interface; Embedded system; Metric (unit); Data compression; Computer engineering; Algorithm; Programming language; Engineering; Operating system; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.0366892651194447,"gpt":0.2515563162290844,"spread":0.2148670511096397,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005873675,0.0003701593,0.0006594797,0.0003605137,0.0003432973,0.0002852432,0.0006341723,0.0001996566,0.000003826754],"category_scores_gemma":[0.00001034061,0.0003128379,0.0001639788,0.0005149319,0.00006199564,0.0003903513,0.000002547696,0.0002402447,0.000009385302],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007786314,"about_ca_system_score_gemma":0.000135861,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001419323,"about_ca_topic_score_gemma":0.000001232585,"domain_scores_codex":[0.9975118,0.0002814709,0.0007665705,0.0006744021,0.0003291244,0.0004366018],"domain_scores_gemma":[0.9978375,0.0007132055,0.0002987167,0.000544962,0.0004042921,0.0002012665],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001346968,0.0004527128,0.00000951219,0.0001297175,0.0001058534,0.00002067083,0.0005524848,0.09727875,0.2416706,0.002407898,0.0006050961,0.6567532],"study_design_scores_gemma":[0.0009577359,0.001344345,0.00008231021,0.0007729263,0.00003443385,0.0001100171,0.0000422215,0.9742202,0.0215975,0.0004014888,0.000052564,0.0003842209],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01359907,0.0001234764,0.9840364,0.00006290361,0.0007529314,0.0008201345,0.00003149175,0.0003880326,0.000185558],"genre_scores_gemma":[0.9949256,0.00005136493,0.00463788,0.0000857268,0.00008889149,0.00004035074,0.000005887949,0.00002201143,0.0001422502],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9813266,"threshold_uncertainty_score":0.9999323,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2529958663","doi":"10.1109/tcad.2017.2681075","title":"FALCON: Feature Driven Selective Classification for Energy-Efficient Image Recognition","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Defense Advanced Research Projects Agency; Microelectronics Advanced Research Corporation; Canadian Institute for Advanced Research; Intel Corporation; Semiconductor Research Corporation; National Science Foundation","keywords":"Computer science; Classifier (UML); Artificial intelligence; Scalability; Pattern recognition (psychology); Machine learning; Contextual image classification; Modular design; AdaBoost; Data mining; Image (mathematics); Database","retraction":null,"screen_n_in":null,"score":{"opus":0.05555985660566954,"gpt":0.2549462936519125,"spread":0.199386437046243,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001746729,0.0002440588,0.000338347,0.0001598879,0.0004524983,0.0001467651,0.0001726249,0.0001585146,0.000001678923],"category_scores_gemma":[0.000008968824,0.0002240035,0.00009387633,0.0001115238,0.00006410657,0.0001906682,0.000001015603,0.0002368805,0.000002247909],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009224614,"about_ca_system_score_gemma":0.00002856031,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000168676,"about_ca_topic_score_gemma":0.000003321181,"domain_scores_codex":[0.9989154,0.00008575293,0.0003307808,0.0003193301,0.0001248044,0.0002239627],"domain_scores_gemma":[0.998915,0.0002340417,0.000184958,0.0002854131,0.0002998476,0.00008073333],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005274476,0.00006614847,0.000001091894,0.0001440616,0.0001157672,0.000003397234,0.0001788546,0.5866122,0.2751191,0.0001144375,0.0002531273,0.1373391],"study_design_scores_gemma":[0.0005581024,0.0002773876,0.00003336652,0.0003254199,0.00004001833,0.00003080917,0.00009004318,0.8230873,0.1751953,0.00006972332,0.00007661238,0.0002159001],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02454876,0.00008140178,0.9730903,0.00001739065,0.00129454,0.0005600355,0.00009161461,0.0001959495,0.000120006],"genre_scores_gemma":[0.9968844,0.00005255237,0.002728794,0.00001165265,0.0001129924,0.0000993997,0.00001378837,0.0000362509,0.00006015408],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9723356,"threshold_uncertainty_score":0.91346,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109356829","doi":"10.1109/tcad.2005.852680","title":"Fast detection of data retention faults and other SRAM cell open defects","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Nortel (Canada); University of British Columbia","funders":"Université de Bordeaux; Université de Montpellier; University of British Columbia","keywords":"Static random-access memory; Computer science; Spice; Data retention; Reduction (mathematics); Embedded system; Power (physics); Random access memory; Random access; Computer hardware; Electronic engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.08542952895031618,"gpt":0.2688877256924608,"spread":0.1834581967421446,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008537516,0.0002589915,0.0004647533,0.0003000586,0.000200985,0.0002535906,0.0009756092,0.0001483875,0.000002853518],"category_scores_gemma":[0.000007955636,0.0002272965,0.00005553147,0.0005060039,0.0000747735,0.0009825808,0.00002011314,0.000237867,0.000004373029],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000045997,"about_ca_system_score_gemma":0.00008815885,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006552317,"about_ca_topic_score_gemma":0.00004818043,"domain_scores_codex":[0.9977765,0.0003383456,0.0006780564,0.000680551,0.000274023,0.000252513],"domain_scores_gemma":[0.9982502,0.000285205,0.0003741688,0.0007457071,0.000222249,0.0001224401],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008020154,0.0002974833,0.00004898237,0.0001925181,0.00009185862,0.000005284035,0.0005977513,0.03894531,0.1221023,0.0002457605,0.00004769274,0.8374171],"study_design_scores_gemma":[0.0009064554,0.0006485599,0.00008562209,0.0005336409,0.00004670979,0.0001141968,0.000129596,0.9515662,0.04550161,0.00004604389,0.0001520445,0.0002693361],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02875386,0.0002701388,0.9695768,0.00001388782,0.0004166819,0.0006116965,0.00005852383,0.00009980475,0.0001986336],"genre_scores_gemma":[0.9956067,0.00003332098,0.004151314,0.00004547853,0.00005291087,0.00001801718,0.000004030878,0.00002031093,0.0000678696],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9668529,"threshold_uncertainty_score":0.9268883,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2616807090","doi":"10.1109/tcad.2017.2705123","title":"MCXplore: Automating the Validation Process of DRAM Memory Controller Designs","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Correctness; Construct (python library); Set (abstract data type); Dram; Model checking; Process (computing); Programming language; Regression testing; Software engineering; Reliability engineering; Embedded system; Software; Computer hardware; Software development; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.08582618862246036,"gpt":0.3059920161716072,"spread":0.2201658275491468,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002151388,0.0002602164,0.0005072857,0.0002173823,0.0006644292,0.0004184487,0.001265379,0.0001527949,0.000002823924],"category_scores_gemma":[0.00007185085,0.0001824554,0.0001070442,0.0002881063,0.0002458319,0.0008257814,0.000005596323,0.0002849829,0.000003925251],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005694276,"about_ca_system_score_gemma":0.0001586482,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001672881,"about_ca_topic_score_gemma":0.000001323767,"domain_scores_codex":[0.9972841,0.000719199,0.0008531391,0.0004214247,0.0004652129,0.0002569553],"domain_scores_gemma":[0.9967469,0.0005525092,0.001003108,0.0009837415,0.0006342821,0.00007946968],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008938879,0.0003980507,0.00003064984,0.0004657945,0.0003868042,0.000005329254,0.005678009,0.4120811,0.05145517,0.01147753,0.00009985085,0.5178323],"study_design_scores_gemma":[0.0006493258,0.0003949803,0.0001383015,0.0003775907,0.00003792299,0.00003793794,0.0002382508,0.8883413,0.1092146,0.0003845672,0.000007378896,0.0001779076],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01445091,0.00006837969,0.9828281,0.0000553946,0.001305253,0.001004117,0.00001225694,0.0001337881,0.0001417283],"genre_scores_gemma":[0.9610199,0.00001986292,0.03871616,0.00002299726,0.0000443568,0.0001158346,9.242861e-7,0.00001807283,0.00004185868],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.946569,"threshold_uncertainty_score":0.7440317,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118049955","doi":"10.1109/tcad.2009.2013270","title":"Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Voltage; Computer science; Chip; Partition (number theory); Power (physics); Heuristic; Reduction (mathematics); Table (database); Embedded system; Engineering; Electrical engineering; Mathematics; Data mining; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.01755627888906142,"gpt":0.2115064228087039,"spread":0.1939501439196425,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005582288,0.0005251497,0.0007365597,0.0004947167,0.000294405,0.0001875441,0.0003079042,0.0002900581,0.000008422076],"category_scores_gemma":[0.000005687698,0.0004732931,0.0001551513,0.0005047991,0.00006320259,0.000277565,8.100671e-7,0.0003565926,0.00003735339],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002438223,"about_ca_system_score_gemma":0.00008280521,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002133879,"about_ca_topic_score_gemma":0.000002058941,"domain_scores_codex":[0.9974946,0.0001643743,0.0009385712,0.0005425796,0.0003535094,0.000506359],"domain_scores_gemma":[0.9982662,0.0005455856,0.0001922389,0.0004986777,0.0003007356,0.0001966309],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008156281,0.0001437525,0.000005230468,0.0002879933,0.000187308,0.000006393465,0.0003532921,0.958293,0.02601014,0.0006397942,0.0009777722,0.01301378],"study_design_scores_gemma":[0.001288068,0.001382101,0.00004453902,0.001089722,0.00008013,0.00005483791,0.0001460911,0.9610845,0.03412228,0.00005274488,0.0001559146,0.0004990368],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007373954,0.0001967813,0.9877974,0.00001192419,0.001445596,0.002245436,0.0001209142,0.0006481363,0.0001598341],"genre_scores_gemma":[0.9959992,0.0000478198,0.003162551,0.00004311174,0.0001294414,0.0004651773,0.0000163362,0.000080851,0.00005551405],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9886252,"threshold_uncertainty_score":0.9997719,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2012999122","doi":"10.1109/tcad.2007.891362","title":"FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Boolean satisfiability problem; Computer architecture; Boolean function; Logic block; Flexibility (engineering); Block (permutation group theory); Architecture; Logic synthesis; Programmable logic device; Parallel computing; Embedded system; Computer engineering; Theoretical computer science; Algorithm; Logic gate; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.05594715363241539,"gpt":0.2714210374558089,"spread":0.2154738838233935,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002372599,0.0003016874,0.0004206262,0.0004819174,0.0002987477,0.0002393631,0.0002732939,0.0001919709,0.000004088859],"category_scores_gemma":[0.00003006578,0.0002651775,0.00006957795,0.0006392515,0.0001066435,0.0003634112,0.000004408178,0.0003139056,4.169022e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001507043,"about_ca_system_score_gemma":0.0001569165,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003066466,"about_ca_topic_score_gemma":0.00001335025,"domain_scores_codex":[0.9974629,0.0004324624,0.0007194126,0.0006040188,0.0004629813,0.0003182389],"domain_scores_gemma":[0.9981065,0.0005075212,0.0002950223,0.0004099642,0.0005308709,0.0001501557],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000028495,0.00006789831,0.00004570094,0.00005626539,0.00003756331,0.000004554106,0.0004054306,0.475015,0.008686095,0.0001298843,0.000005086844,0.5155436],"study_design_scores_gemma":[0.0003511056,0.0003618856,0.0001080844,0.0004210418,0.00004718267,0.0001872803,0.0001021695,0.9841034,0.01376548,0.0002784587,0.00000650502,0.0002674461],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01771572,0.0001972364,0.9804108,0.00001900507,0.0004291048,0.000882779,0.00001046931,0.0002537367,0.00008112401],"genre_scores_gemma":[0.9613251,0.00002137459,0.03851347,0.00004132287,0.00005164542,0.00001846625,0.000003451185,0.00001882448,0.000006327325],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9436094,"threshold_uncertainty_score":0.99998,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}