{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":149,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":149,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"bf424d620f7d","filters":{"venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}},"results":[{"id":"W2125125126","doi":"10.1109/tcad.2007.911334","title":"Quantum Circuit Simplification and Level Compaction","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":257,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria; University of New Brunswick; University of Waterloo","funders":"","keywords":"Toffoli gate; Quantum gate; Quantum circuit; Computer science; Quantum algorithm; Electronic circuit; Quantum computer; Heuristic; Quantum; Heuristics; Controlled NOT gate; Algorithm; Quantum Fourier transform; Quantum error correction; Theoretical computer science; Topology (electrical circuits); Mathematics; Physics; Quantum mechanics","authors":[{"name":"Dmitri Maslov","is_ca":true},{"name":"Gerhard W. Dueck","is_ca":true},{"name":"D. Michael Miller","is_ca":true},{"name":"C. Negrevergne","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.07469204808052234,"gpt":0.2435388781571697,"spread":0.1688468300766474,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003739179,0.0004797991,0.0007682842,0.0005904887,0.0004981312,0.001083831,0.000908813,0.0005748245,0.009319746],"category_scores_gemma":[0.001954815,0.0003948693,0.001019934,0.0008283723,0.000600755,0.00132824,0.0009813117,0.0008089939,0.001436299],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001070209,"about_ca_system_score_gemma":0.0006728714,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009894078,"about_ca_topic_score_gemma":0.001855934,"domain_scores_codex":[0.9994498,0.00008321965,0.00003822382,0.00009652821,0.0002419405,0.00009024643],"domain_scores_gemma":[0.9992691,0.0002426384,0.00005671378,0.0003106605,0.000104072,0.0000168444],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002502543,0.0001091757,0.0008897213,0.0003592621,0.00007273314,0.0003244318,0.0003139452,0.2906014,0.09493202,0.2555979,0.008171467,0.3483776],"study_design_scores_gemma":[0.00005424234,0.000130733,0.0004514511,0.0000374817,0.0000714157,0.0002887364,0.00006595261,0.7715638,0.1143937,0.08943813,0.02347387,0.0000306187],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.04008316,0.000213142,0.9399405,0.0002069624,0.00005547684,0.0001181398,0.0001630863,0.002084109,0.01713558],"genre_scores_gemma":[0.40296,0.0002754172,0.5841094,0.0002090266,0.00003982873,0.0001783034,0.0004629415,0.0009722846,0.01079288],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.009319746,"threshold_uncertainty_score":0.0311777,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2130070545","doi":"10.1109/tcad.2004.836735","title":"Reversible Cascades With Minimal Garbage","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":214,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of New Brunswick; University of Victoria","funders":"","keywords":"Garbage; Heuristics; Benchmark (surveying); Computer science; Function (biology); Garbage collection; Parallel computing; Algorithm; Programming language","authors":[{"name":"Dmitri Maslov","is_ca":true},{"name":"Gerhard W. Dueck","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02111487469034606,"gpt":0.2167983458529646,"spread":0.1956834711626186,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004610085,0.0004137793,0.0006035494,0.0005873117,0.0007681666,0.0008985046,0.0009084374,0.0007396456,0.007007394],"category_scores_gemma":[0.002269488,0.0003514666,0.0008120505,0.000383683,0.0008356845,0.001913563,0.000753238,0.0005725409,0.0006992872],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009396752,"about_ca_system_score_gemma":0.0006486863,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006056447,"about_ca_topic_score_gemma":0.00131156,"domain_scores_codex":[0.9996282,0.00006752471,0.00002266033,0.0000768065,0.0001351898,0.00006971137],"domain_scores_gemma":[0.9992129,0.0003962205,0.00009461636,0.0001634089,0.00009217213,0.00004074012],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004058005,0.00009531309,0.0007045505,0.0005237023,0.00006267738,0.0005694779,0.0001952332,0.2559609,0.1198307,0.5782763,0.00168215,0.04169316],"study_design_scores_gemma":[0.0001157285,0.0003290731,0.0004528158,0.00006465775,0.00009174317,0.0003866811,0.00008961828,0.5562999,0.1393534,0.2895943,0.01316296,0.00005931706],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.397456,0.0008410494,0.5434988,0.00063686,0.0001134233,0.0002178725,0.0005027056,0.001967241,0.05476606],"genre_scores_gemma":[0.9052914,0.0005361919,0.08365373,0.0001055858,0.00002576726,0.0002282828,0.0001888737,0.000202927,0.009767169],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.007007394,"threshold_uncertainty_score":0.02344203,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2166163625","doi":"10.1109/tcad.2004.829797","title":"Scan Architecture With Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":194,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"Engineering and Physical Sciences Research Council","keywords":"Reduction (mathematics); Architecture; Power (physics); Computer science; History; Mathematics; Physics; Geometry","authors":[{"name":"Paul Rosinger","is_ca":true},{"name":"Bashir M. Al‐Hashimi","is_ca":false},{"name":"Nicola Nicolici","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02114667296479314,"gpt":0.2195087792749494,"spread":0.1983621063101562,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001937628,0.0003528168,0.0002145755,0.0005821569,0.0002148207,0.0002802732,0.0008716538,0.0003712833,0.003469075],"category_scores_gemma":[0.0004863504,0.000192543,0.0003095309,0.0004406272,0.0002580172,0.0005864084,0.0004268871,0.0003407372,0.000728579],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001997935,"about_ca_system_score_gemma":0.0003970155,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004250505,"about_ca_topic_score_gemma":0.001705892,"domain_scores_codex":[0.9997223,0.0000698691,0.00002434223,0.00004243218,0.0001019083,0.00003921496],"domain_scores_gemma":[0.9993871,0.000198565,0.0001040529,0.0001296734,0.0001566709,0.00002398522],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0007128753,0.0001885191,0.00416459,0.0003603803,0.0001122173,0.0005153086,0.0002061026,0.04378882,0.5162497,0.01322821,0.002600777,0.4178725],"study_design_scores_gemma":[0.0001805709,0.003374953,0.01062185,0.00006967382,0.0003729387,0.003609339,0.0001573947,0.3250184,0.6116084,0.01127941,0.03361956,0.00008748461],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3876276,0.0008033211,0.5938424,0.0003106782,0.00004457852,0.000172543,0.0001881135,0.003635951,0.01337482],"genre_scores_gemma":[0.863816,0.0002708862,0.1300538,0.0001408348,0.00002915219,0.0001436328,0.0002607658,0.0001368083,0.005148168],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003469075,"threshold_uncertainty_score":0.0116052,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109797003","doi":"10.1109/tcad.2003.818127","title":"Design and optimization of multithreshold cmos (mtcmos) circuits","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":187,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Electronic engineering; Subthreshold conduction; CMOS; Dissipation; Leakage (economics); Engineering; Very-large-scale integration; Computer science; Dynamic demand; Cluster analysis; Power (physics); Transistor; Electrical engineering; Voltage","authors":[{"name":"Mohab Anis","is_ca":true},{"name":"Shawki Areibi","is_ca":true},{"name":"M. Elmasry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02538849318033979,"gpt":0.2065776393433351,"spread":0.1811891461629954,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001942695,0.0005221511,0.0003208224,0.0003863948,0.0001983428,0.000550178,0.0006869583,0.000400069,0.001825362],"category_scores_gemma":[0.0004499358,0.0002788999,0.0002854915,0.0005023149,0.0001624192,0.0004992849,0.0003400166,0.0002417665,0.0002342457],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006243155,"about_ca_system_score_gemma":0.0004156917,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009083156,"about_ca_topic_score_gemma":0.003267264,"domain_scores_codex":[0.9998301,0.00002609284,0.000008802477,0.00002973639,0.00007406574,0.00003119651],"domain_scores_gemma":[0.9998372,0.00006380097,0.00004920757,0.000009465123,0.00003000012,0.00001033562],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009583402,0.00004751663,0.0008543923,0.0002595504,0.00004056614,0.0001178131,0.00004308531,0.7979182,0.07737643,0.005847762,0.001149073,0.1162498],"study_design_scores_gemma":[0.00003561036,0.0002636155,0.0006507522,0.00001397595,0.0000318378,0.0001131764,0.00002428474,0.9764181,0.01585134,0.00374408,0.002844933,0.000008398177],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2568464,0.003563267,0.726113,0.0004291019,0.00008917841,0.0001578078,0.0003102089,0.001027199,0.01146385],"genre_scores_gemma":[0.8097535,0.0008100566,0.1862579,0.0001052663,0.00003767872,0.0001332765,0.0001674505,0.0001029435,0.002631929],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001825362,"threshold_uncertainty_score":0.006106436,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2141261568","doi":"10.1109/tcad.2008.2009158","title":"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":130,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; Computer science; TRACE (psycholinguistics); State (computer science); Background debug mode interface; Embedded system; Software bug; Computer engineering; Algorithm; Software; Programming language; Mathematics","authors":[{"name":"Ho Fai Ko","is_ca":true},{"name":"Nicola Nicolici","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.07637195429485057,"gpt":0.2836938625974128,"spread":0.2073219083025623,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002525256,0.002067527,0.001426768,0.003069908,0.0008953707,0.001671191,0.002431614,0.00125053,0.003960434],"category_scores_gemma":[0.01384506,0.0006504553,0.0008454408,0.001939435,0.001290448,0.003004386,0.002550154,0.002404234,0.001829716],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001524459,"about_ca_system_score_gemma":0.00279349,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002765215,"about_ca_topic_score_gemma":0.004055374,"domain_scores_codex":[0.9972115,0.0008119019,0.0002682644,0.0004672857,0.0009798508,0.0002610513],"domain_scores_gemma":[0.9942351,0.002964271,0.0007441246,0.0008906151,0.000987437,0.0001785608],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006052527,0.0002365376,0.002161993,0.0001874193,0.00005256965,0.0001051944,0.0003089426,0.1060948,0.02189291,0.03378257,0.004412062,0.8301597],"study_design_scores_gemma":[0.0000904426,0.0001822885,0.0005144249,0.00003602859,0.00002188515,0.0001100856,0.00006007334,0.9474491,0.02056726,0.02640734,0.00451457,0.000046565],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.002994821,0.00009029524,0.9942904,0.00004195732,0.00001343854,0.00005433042,0.0000250391,0.002234752,0.0002550585],"genre_scores_gemma":[0.04575704,0.00009137743,0.9526722,0.00004314085,0.00001797181,0.0002540182,0.0002121368,0.0002980431,0.000653955],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.003960434,"threshold_uncertainty_score":0.01335496,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2150787480","doi":"10.1109/tcad.2006.882119","title":"Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":127,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Heuristics; Lookup table; Computer science; Heuristic; Field-programmable gate array; Minification; Enhanced Data Rates for GSM Evolution; Parallel computing; Node (physics); Algorithm; Computer hardware; Artificial intelligence","authors":[{"name":"Valavan Manohararajah","is_ca":true},{"name":"Stephen D. Brown","is_ca":true},{"name":"Z.G. Vranesic","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02621289587570975,"gpt":0.2087986320457632,"spread":0.1825857361700534,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006886208,0.00102693,0.0006552216,0.001199086,0.0004891143,0.0007201346,0.001159902,0.0005455727,0.003838496],"category_scores_gemma":[0.002083336,0.0005749261,0.0005999351,0.0009810855,0.0004005906,0.0008414772,0.000601893,0.0005027793,0.0007690393],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008715737,"about_ca_system_score_gemma":0.001393956,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00224637,"about_ca_topic_score_gemma":0.004518439,"domain_scores_codex":[0.999551,0.0001704571,0.00002649142,0.00005414252,0.0001254797,0.00007243674],"domain_scores_gemma":[0.998814,0.0008364983,0.0001068503,0.00009952482,0.0001182221,0.00002494514],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001716938,0.0001299905,0.0009555413,0.0004094158,0.0000708337,0.0001476697,0.0001569702,0.6462622,0.009476564,0.01624894,0.003724943,0.3222452],"study_design_scores_gemma":[0.00008393132,0.0001657718,0.0004232264,0.0000511763,0.00005465516,0.0001284489,0.00008561855,0.9688652,0.008967756,0.01576757,0.005381626,0.00002504277],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.02926999,0.0007766818,0.9628206,0.00007841975,0.0000329822,0.0001949846,0.00011483,0.001619247,0.005092331],"genre_scores_gemma":[0.1567681,0.0003974573,0.8405058,0.00007525985,0.00001831838,0.0002755307,0.0002255547,0.0001950875,0.001539015],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.003838496,"threshold_uncertainty_score":0.01284111,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2157855196","doi":"10.1109/tcad.2006.887921","title":"Exploration and Customization of FPGA-Based Soft Processors","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Microarchitecture; Personalization; Embedded system; Computer architecture; Set (abstract data type); Implementation; Scheme (mathematics); Processor design; Nios II; Parallel computing","authors":[{"name":"Peter Yiannacouras","is_ca":true},{"name":"J. Gregory Steffan","is_ca":true},{"name":"Jonathan Rose","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04017209727223339,"gpt":0.2543962330251981,"spread":0.2142241357529647,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002990439,0.0003676598,0.0001697968,0.0004534096,0.0001659076,0.0004511857,0.000582423,0.0001943938,0.001407722],"category_scores_gemma":[0.001561476,0.000233553,0.000166091,0.0002826365,0.0002131949,0.0005580053,0.0003521857,0.0003173508,0.0002135126],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002665328,"about_ca_system_score_gemma":0.000327032,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003205317,"about_ca_topic_score_gemma":0.0008358788,"domain_scores_codex":[0.9996753,0.00007288003,0.00002164602,0.00005027545,0.0001338932,0.00004588804],"domain_scores_gemma":[0.9991947,0.0003416064,0.0001586572,0.0001757436,0.0001020135,0.00002734294],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000366567,0.000130373,0.00728367,0.0002295409,0.0000443582,0.0005220106,0.0001743035,0.3610402,0.2982488,0.01129973,0.001209813,0.3194506],"study_design_scores_gemma":[0.00005135011,0.0005270999,0.004653566,0.00003725781,0.00005601158,0.0003824522,0.00012101,0.7935232,0.1868037,0.006773731,0.007040561,0.0000299893],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7772534,0.0004402558,0.2089922,0.0002009454,0.00003698425,0.00008559348,0.00007816807,0.001372245,0.01154016],"genre_scores_gemma":[0.94142,0.0001392753,0.05696921,0.00004872846,0.000007840837,0.0000360367,0.00004866586,0.00009101279,0.001239352],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001407722,"threshold_uncertainty_score":0.004709244,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2135880741","doi":"10.1109/tcad.2008.2006096","title":"A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Spice; Monte Carlo method; CMOS; Voltage; Electronic engineering; Computer science; Engineering; Electrical engineering; Mathematics; Statistics","authors":[{"name":"Mohamed H. Abu-Rahma","is_ca":true},{"name":"Mohab Anis","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03452650148708319,"gpt":0.222330134539426,"spread":0.1878036330523428,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008043518,0.0008192191,0.0005811199,0.0005663748,0.0002350007,0.0005692618,0.001089701,0.0008041411,0.001072093],"category_scores_gemma":[0.002952232,0.0004370375,0.0007082765,0.0007966627,0.0004322079,0.001147009,0.0003458025,0.0009302736,0.0004303591],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008865728,"about_ca_system_score_gemma":0.0009457303,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001869623,"about_ca_topic_score_gemma":0.002539033,"domain_scores_codex":[0.9992975,0.0001674223,0.00003073208,0.0001200363,0.0003099745,0.00007428067],"domain_scores_gemma":[0.9987979,0.00058228,0.0002414143,0.0001772329,0.0001786731,0.00002240106],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000007760736,0.000007266381,0.0001901565,0.00001060811,0.000009144835,0.00002516297,0.000007303815,0.9898763,0.003347689,0.003001851,0.0001099746,0.003406736],"study_design_scores_gemma":[0.000001583226,0.00001752934,0.00008650621,0.000001065871,0.000006656535,0.00001945661,0.000001331624,0.9974826,0.0007494764,0.001343727,0.0002873795,0.000002738289],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02520623,0.0002602223,0.9713613,0.0001236139,0.0000286028,0.00004594682,0.0001563367,0.000363716,0.002454045],"genre_scores_gemma":[0.8681979,0.001035248,0.122762,0.0002304352,0.0001057556,0.0003395291,0.0004065796,0.0003345396,0.006588025],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001869623,"threshold_uncertainty_score":0.006432593,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2164900024","doi":"10.1109/tcad.2005.852438","title":"PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Princeton University","keywords":"Interconnection; Computer science; Router; Power (physics); Power budget; Spare part; Distributed computing; Distributed power; Computer network; Electric power system; Engineering","authors":[{"name":"Li Shang","is_ca":true},{"name":"Li-Shiuan Peh","is_ca":false},{"name":"Niraj K. Jha","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02284321207469072,"gpt":0.2371159374167675,"spread":0.2142727253420768,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001832626,0.001111553,0.00115136,0.0009691986,0.001370095,0.001263777,0.003615977,0.0007894221,0.004115152],"category_scores_gemma":[0.0044525,0.000561142,0.0003476214,0.0008229476,0.001048606,0.002638509,0.003238956,0.00130896,0.0006716583],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001223827,"about_ca_system_score_gemma":0.001198542,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001217291,"about_ca_topic_score_gemma":0.003470546,"domain_scores_codex":[0.9988863,0.0002212179,0.00008691509,0.000305514,0.0003469324,0.0001531164],"domain_scores_gemma":[0.9975554,0.0007016031,0.0002939173,0.0009690131,0.0002941652,0.0001858145],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.001365269,0.0004041744,0.001493587,0.0002911289,0.0001068453,0.0003242832,0.0004724606,0.3694764,0.06640123,0.03616603,0.01696898,0.5065296],"study_design_scores_gemma":[0.0002146413,0.0001926638,0.0002108772,0.00001220892,0.00002981303,0.0001152219,0.00003888282,0.956351,0.01753022,0.01650967,0.008754886,0.000039903],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02452711,0.0003401401,0.9680238,0.0002123964,0.0001000264,0.0001729673,0.00009390948,0.00405722,0.002472335],"genre_scores_gemma":[0.6841372,0.0002894073,0.3090385,0.0002965467,0.000133347,0.0004849961,0.0002510635,0.0005559066,0.004813022],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004115152,"threshold_uncertainty_score":0.01376659,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4213423202","doi":"10.1109/tcad.2022.3153437","title":"Analog Integrated Circuit Topology Synthesis With Deep Reinforcement Learning","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Memorial University of Newfoundland","funders":"Newfoundland and Labrador; Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Network topology; Computer science; Reinforcement learning; Operational amplifier; Topology (electrical circuits); Circuit design; Computer engineering; Physical design; Electronic engineering; Computer architecture; Amplifier; Artificial intelligence; Engineering; Electrical engineering; CMOS; Embedded system","authors":[{"name":"Zhenxin Zhao","is_ca":true},{"name":"Lihong Zhang","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02171433789641446,"gpt":0.2026833602531747,"spread":0.1809690223567602,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004323785,0.0006965844,0.0004497868,0.0004442708,0.0002336194,0.0004103546,0.0008785927,0.0004869142,0.002771278],"category_scores_gemma":[0.0009311674,0.0003261051,0.0005196889,0.0003028691,0.0003941254,0.0005337071,0.0005605684,0.0007364398,0.0003825898],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006423564,"about_ca_system_score_gemma":0.0007546782,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001930321,"about_ca_topic_score_gemma":0.002938525,"domain_scores_codex":[0.999755,0.00004749797,0.00001414806,0.00005732409,0.00009679481,0.00002922138],"domain_scores_gemma":[0.9996419,0.0001595731,0.0000398184,0.00005838805,0.00008318566,0.00001717898],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004285854,0.00004044883,0.0003391442,0.00009400726,0.0000322882,0.0000651711,0.00003643224,0.8003977,0.01246319,0.007013777,0.0008128582,0.1786621],"study_design_scores_gemma":[0.000008413676,0.000026086,0.00003357507,0.000003687646,0.000005693602,0.00001486,0.00000293942,0.9945985,0.002241363,0.002318832,0.000743277,0.000002684266],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008165795,0.0001342722,0.9882128,0.00004481749,0.00002019971,0.00003593607,0.00002461869,0.0008231772,0.002538454],"genre_scores_gemma":[0.5288992,0.0001551405,0.4672507,0.0001015544,0.00002559536,0.000183723,0.0001453462,0.0001857041,0.003053026],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002771278,"threshold_uncertainty_score":0.009270906,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2898485213","doi":"10.1109/tcad.2018.2878162","title":"System-on-a-Chip (SoC)-Based Hardware Acceleration for an Online Sequential Extreme Learning Machine (OS-ELM)","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Machine Learning and ELM","field":"Computer Science","cited_by":48,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Lakehead University; University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Extreme learning machine; Hardware acceleration; Latency (audio); Field-programmable gate array; Embedded system; Acceleration; Artificial intelligence; Low latency (capital markets); Throughput; Process (computing); Gate array; ARM architecture; Artificial neural network; Wireless; Operating system","authors":[{"name":"Amin Safaei","is_ca":true},{"name":"Q. M. Jonathan Wu","is_ca":true},{"name":"Thangarajah Akilan","is_ca":true},{"name":"Yimin Yang","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.1026190166078144,"gpt":0.2822112202880875,"spread":0.179592203680273,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000231863,0.0007366525,0.0003489554,0.0006704528,0.0002434744,0.0005372879,0.001377325,0.0003206961,0.008060489],"category_scores_gemma":[0.0006022307,0.0001838408,0.0002586853,0.000477696,0.0002003469,0.000734792,0.000395063,0.0005683104,0.001651635],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005508215,"about_ca_system_score_gemma":0.0007921408,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001032757,"about_ca_topic_score_gemma":0.002261311,"domain_scores_codex":[0.9997218,0.00003788007,0.0000165393,0.00006531813,0.00009350316,0.00006489945],"domain_scores_gemma":[0.9996765,0.00006979817,0.00003894653,0.00007260458,0.0001151276,0.00002701875],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0009040852,0.0005936197,0.005232983,0.00114064,0.0002574285,0.000731113,0.0002711022,0.0499478,0.2283313,0.02582033,0.04299325,0.6437764],"study_design_scores_gemma":[0.0002276239,0.002666629,0.004020744,0.0001251319,0.0002279969,0.001083242,0.00008129231,0.69987,0.2029423,0.006463751,0.0821853,0.0001060023],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.155109,0.001619993,0.7874995,0.0005359855,0.0005737048,0.0003896511,0.000635876,0.02493655,0.02869976],"genre_scores_gemma":[0.8440389,0.0002622983,0.1477483,0.0003372467,0.00008932007,0.0001775329,0.0004311606,0.0001911075,0.006724161],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.008060489,"threshold_uncertainty_score":0.02696502,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2345908052","doi":"10.1109/tcad.2016.2565204","title":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":46,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Tracing; Field-programmable gate array; Computer science; SIGNAL (programming language); Electronic circuit; Embedded system; Computer hardware; Programming language; Engineering; Electrical engineering","authors":[{"name":"Jeffrey Goeders","is_ca":true},{"name":"Steven J. E. Wilton","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05055470192711235,"gpt":0.2394350009629695,"spread":0.1888802990358572,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006637005,0.0005886122,0.0002137534,0.001036749,0.0002970746,0.0006327707,0.0008760989,0.0003804762,0.003725202],"category_scores_gemma":[0.003498817,0.0002877393,0.0002198003,0.000574338,0.0003922717,0.0007798534,0.0004321914,0.0006424326,0.0005295471],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006690554,"about_ca_system_score_gemma":0.0007605521,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001575766,"about_ca_topic_score_gemma":0.002824557,"domain_scores_codex":[0.9993201,0.000225266,0.00005329711,0.00008013604,0.0002620433,0.0000591009],"domain_scores_gemma":[0.9972998,0.001181403,0.0002923806,0.0008795458,0.0003014213,0.0000454882],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0006470815,0.0002223576,0.004975716,0.0003476884,0.00006130267,0.000355387,0.0008587686,0.06506713,0.2310577,0.0181796,0.003497004,0.6747303],"study_design_scores_gemma":[0.00008728606,0.0004720291,0.002467946,0.00006665333,0.00005394885,0.0004929145,0.0001019455,0.4889889,0.4824066,0.009076755,0.015743,0.00004206544],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02733549,0.0001272612,0.9630167,0.00005832062,0.00001832871,0.00004571796,0.00006586005,0.007844714,0.001487659],"genre_scores_gemma":[0.4877437,0.0002111142,0.5086397,0.00007090867,0.00001801875,0.00007515801,0.0001739585,0.0006501819,0.002417212],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003725202,"threshold_uncertainty_score":0.01246202,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3197603378","doi":"10.1109/tcad.2021.3109863","title":"RLPlace: Using Reinforcement Learning and Smart Perturbations to Optimize FPGA Placement","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":43,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Vector Institute; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Huawei Technologies; VMware; Google","keywords":"Field-programmable gate array; Computer science; Reinforcement learning; Simulated annealing; Quality (philosophy); Parallel computing; Algorithm; Artificial intelligence; Embedded system","authors":[{"name":"Mohamed A. Elgammal","is_ca":true},{"name":"Kevin E. Murray","is_ca":false},{"name":"Vaughn Betz","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03147460674607729,"gpt":0.237124561965308,"spread":0.2056499552192307,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005699274,0.0009002532,0.0005436635,0.000387957,0.0002409485,0.0004874276,0.001277941,0.0007100036,0.001905255],"category_scores_gemma":[0.001858188,0.0003425185,0.0003934884,0.0002610681,0.0005705514,0.0006035857,0.0007330666,0.0008278038,0.0004648677],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006606001,"about_ca_system_score_gemma":0.000864944,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003475331,"about_ca_topic_score_gemma":0.004194981,"domain_scores_codex":[0.999668,0.00009108852,0.00001642333,0.00007549063,0.0001073138,0.00004161306],"domain_scores_gemma":[0.9994061,0.0002629997,0.0001132484,0.00009212123,0.00008521397,0.0000403047],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001113045,0.00006641262,0.0006445932,0.00005202674,0.00004032822,0.00006991548,0.00003729331,0.9024764,0.008778417,0.002395184,0.0009858494,0.08434227],"study_design_scores_gemma":[0.00001756795,0.00007146657,0.00007698964,0.00000358663,0.000006372328,0.00001550028,0.000004560648,0.9957996,0.002749172,0.0006836547,0.0005664179,0.000005092338],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05607278,0.0003415787,0.9352574,0.0001765621,0.00008790765,0.00008989084,0.00005137177,0.00472385,0.003198665],"genre_scores_gemma":[0.755364,0.0001383037,0.2412208,0.0001504916,0.00003616928,0.0001239153,0.00009599129,0.0002755456,0.002594878],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003475331,"threshold_uncertainty_score":0.006910205,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2151337961","doi":"10.1109/43.924826","title":"Low-power system-level design of VLSI packet switching fabrics","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Network packet; Computer science; Dissipation; Design space exploration; Power (physics); Embedded system; Computer network","authors":[{"name":"Amr G. Wassal","is_ca":true},{"name":"M.A. Hasan","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04961320995212348,"gpt":0.234738614448858,"spread":0.1851254044967346,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00063932,0.0005477429,0.0004912002,0.0003371893,0.0003448895,0.001152646,0.0009520457,0.0003911768,0.001849451],"category_scores_gemma":[0.001159652,0.0003193074,0.0005316606,0.0002978849,0.0004334577,0.0005851673,0.0003828061,0.0005983533,0.0002988429],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009980834,"about_ca_system_score_gemma":0.001587674,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001481279,"about_ca_topic_score_gemma":0.002519893,"domain_scores_codex":[0.9993597,0.0001883643,0.00003109236,0.0000694434,0.0002300532,0.0001213795],"domain_scores_gemma":[0.9996563,0.0001342306,0.00005340511,0.00004805422,0.0000903886,0.00001766946],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003554926,0.000034636,0.0004558338,0.000101959,0.00002442196,0.00005580414,0.0000369572,0.9475809,0.01309122,0.01738967,0.0004454789,0.02074758],"study_design_scores_gemma":[0.000009217679,0.00004179617,0.0001236526,0.000004493923,0.00001144305,0.00001334517,0.00000799579,0.9922386,0.003365211,0.00322798,0.0009528709,0.00000343574],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08947079,0.0003482621,0.8993003,0.0002415334,0.00003517065,0.0001493652,0.0001408893,0.00066783,0.009645981],"genre_scores_gemma":[0.8757663,0.0003815523,0.1207873,0.0001003256,0.00003124597,0.0002350669,0.0002177973,0.0001319667,0.002348497],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001849451,"threshold_uncertainty_score":0.007241607,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3009193187","doi":"10.1109/tcad.2020.2977605","title":"An Automated Topology Synthesis Framework for Analog Integrated Circuits","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Network topology; Topology (electrical circuits); Computer science; Algorithm; Tree (set theory); Mathematics; Engineering; Electrical engineering","authors":[{"name":"Zhenxin Zhao","is_ca":true},{"name":"Lihong Zhang","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04061444235109959,"gpt":0.2629130206829645,"spread":0.2222985783318649,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008613314,0.001128539,0.0007650527,0.001565918,0.0007094405,0.00143426,0.001810554,0.0006785435,0.007507098],"category_scores_gemma":[0.001400461,0.0005511942,0.001504214,0.000999345,0.0007657891,0.00136992,0.001059878,0.001257734,0.002308684],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009758241,"about_ca_system_score_gemma":0.001406683,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002447102,"about_ca_topic_score_gemma":0.003494444,"domain_scores_codex":[0.9992043,0.0001698064,0.0000558439,0.0001153354,0.0004044686,0.00005018543],"domain_scores_gemma":[0.9996594,0.0001259086,0.00002611301,0.00008456888,0.00008865142,0.00001539221],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005519602,0.00006538283,0.0002136038,0.0004562421,0.00008060108,0.0003549547,0.0001521246,0.2833542,0.0252905,0.319848,0.007782767,0.3623464],"study_design_scores_gemma":[0.00006556827,0.00009254759,0.0001065944,0.00009536841,0.00004568493,0.0003381143,0.00003573023,0.7276973,0.0103626,0.184756,0.07636119,0.00004335832],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0004416392,0.0001358104,0.9961246,0.00003242518,0.00002055972,0.00004754625,0.00008803837,0.001332584,0.001776897],"genre_scores_gemma":[0.03279183,0.0004120496,0.9635423,0.00005609854,0.00004916169,0.000289894,0.0004842484,0.0003184519,0.002055976],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.007507098,"threshold_uncertainty_score":0.0251137,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118230018","doi":"10.1109/tcad.2010.2041839","title":"Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Modulo; Computer science; Bit (key); Arithmetic; Parallel computing; Computer hardware; Programming language; Theoretical computer science; Mathematics; Discrete mathematics; Computer security","authors":[{"name":"Adam B. Kinsman","is_ca":true},{"name":"Nicola Nicolici","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06306565625064503,"gpt":0.2842323062549544,"spread":0.2211666500043094,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001613886,0.0004905898,0.0006249368,0.0008394687,0.0006456957,0.001730487,0.001401817,0.0005572729,0.003978313],"category_scores_gemma":[0.004825772,0.0004030383,0.0005775955,0.0009472138,0.0007792758,0.002650338,0.001044602,0.001135657,0.000634754],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009544116,"about_ca_system_score_gemma":0.001253742,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000530416,"about_ca_topic_score_gemma":0.001268384,"domain_scores_codex":[0.9991807,0.0002881337,0.00006407269,0.0001072214,0.0002805605,0.0000792686],"domain_scores_gemma":[0.9985839,0.0008753478,0.000163396,0.0002283924,0.0001162592,0.00003267104],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004665895,0.000157487,0.001306985,0.0005189455,0.00006566498,0.0001356564,0.0002709595,0.3235506,0.03249048,0.3447055,0.003684287,0.2926469],"study_design_scores_gemma":[0.00005043823,0.0001299194,0.0001412582,0.00007077197,0.0000224332,0.00005563963,0.00008079923,0.8570789,0.01538855,0.1215389,0.005423704,0.0000187583],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04631855,0.000941909,0.9440112,0.0004196419,0.00009819906,0.00007767859,0.00007060276,0.000774935,0.007287375],"genre_scores_gemma":[0.4943413,0.0005730218,0.5023331,0.0001597197,0.00005140832,0.0001481283,0.0001587075,0.0001628439,0.002071726],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003978313,"threshold_uncertainty_score":0.01330876,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118890464","doi":"10.1109/43.892852","title":"Fast and efficient parametric modeling of contact-to-substrate coupling","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Substrate coupling; Computer science; Parametric model; Parametric statistics; Coupling (piping); Backplane; Speedup; Microstrip; Substrate (aquarium); Electronic engineering; Layer (electronics); Parallel computing; Computer hardware; Materials science; Mechanical engineering; Engineering","authors":[{"name":"Nasser Masoumi","is_ca":true},{"name":"M.I. Elmasry","is_ca":true},{"name":"S. Safavi‐Naeini","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0213125605467036,"gpt":0.2098669007411185,"spread":0.1885543401944149,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003989843,0.0007294599,0.000540243,0.0002980749,0.0002687558,0.0007265945,0.001297287,0.00082542,0.001697008],"category_scores_gemma":[0.001675082,0.0004444666,0.0006290706,0.0003002414,0.0003844255,0.001211462,0.0006372662,0.0008188979,0.000580837],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004233543,"about_ca_system_score_gemma":0.0005701064,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001036445,"about_ca_topic_score_gemma":0.0008455754,"domain_scores_codex":[0.9995993,0.0000775782,0.00001798109,0.00004802252,0.0002227587,0.00003448824],"domain_scores_gemma":[0.9994684,0.0002186133,0.0000523397,0.0001863609,0.00006381413,0.00001049802],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004336101,0.00005377414,0.0008882795,0.0001464497,0.0000440852,0.0002776083,0.0002670823,0.8521945,0.07486153,0.03439757,0.0007341913,0.03609152],"study_design_scores_gemma":[0.000005641671,0.00002893626,0.0001292551,0.000005033636,0.000008490532,0.00008096698,0.00001147327,0.9831198,0.0127193,0.001665439,0.002216108,0.000009600777],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03402462,0.000184476,0.9603315,0.00006308706,0.00002092448,0.00004571753,0.00007361135,0.0005957623,0.004660314],"genre_scores_gemma":[0.7663506,0.0005927607,0.2276509,0.00003582944,0.00002627485,0.0002629073,0.0002037448,0.000235725,0.004641267],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001697008,"threshold_uncertainty_score":0.005677044,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2099124997","doi":"10.1109/tcad.2011.2153853","title":"An Optimal and Practical Approach to Single Constant Multiplication","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Multiplication (music); Constant (computer programming); Arithmetic; Mathematics; Computer science; Combinatorics; Programming language","authors":[{"name":"Jason Thong","is_ca":true},{"name":"Nicola Nicolici","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.1102515315918191,"gpt":0.2907375211890358,"spread":0.1804859895972167,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00102231,0.0009251239,0.000818697,0.001436268,0.00100619,0.001878474,0.001898744,0.001282369,0.01160966],"category_scores_gemma":[0.006652712,0.0005406167,0.000659071,0.001800448,0.001448022,0.002580293,0.0017879,0.001895086,0.00297392],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001015967,"about_ca_system_score_gemma":0.00275197,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001652212,"about_ca_topic_score_gemma":0.002606241,"domain_scores_codex":[0.9983846,0.0002888191,0.0000787977,0.0002354538,0.0008312792,0.0001810594],"domain_scores_gemma":[0.9984806,0.000490269,0.0001082325,0.0005023235,0.0003708623,0.00004776865],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0002159855,0.0001486656,0.0005690358,0.0003471365,0.00004704262,0.0001603872,0.0001447287,0.1701512,0.01097549,0.2672405,0.01309654,0.5369031],"study_design_scores_gemma":[0.00006801583,0.0001062619,0.0001190441,0.00005708144,0.00002316968,0.0003798871,0.00006061563,0.7962368,0.007517058,0.1741427,0.0212632,0.00002625594],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.004736237,0.000491019,0.9836749,0.0004569827,0.00007263089,0.00005645753,0.00003463309,0.0007409785,0.009736133],"genre_scores_gemma":[0.1378923,0.0005616655,0.85615,0.00026125,0.0001172785,0.0001238969,0.0000995575,0.0001587685,0.004635233],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01160966,"threshold_uncertainty_score":0.03883821,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2170918065","doi":"10.1109/tcad.2008.923251","title":"Statistical Thermal Profile Considering Process Variations: Analysis and Applications","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Leakage (economics); Chip; Monte Carlo method; Thermal; Spectrum analyzer; Electronic engineering; Integrated circuit; Hotspot (geology); Process variation; Materials science; Computer science; Reliability engineering; Process (computing); Engineering; Optoelectronics; Electrical engineering; Statistics; Mathematics; Physics","authors":[{"name":"Javid Jaffari","is_ca":true},{"name":"Mohab Anis","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0211670936302663,"gpt":0.2190209050151152,"spread":0.1978538113848489,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004513244,0.0005516562,0.0003186165,0.000739679,0.0001321086,0.0003695541,0.0004662556,0.0003842675,0.0006904639],"category_scores_gemma":[0.003162015,0.0002416133,0.0003565865,0.001006849,0.0002491252,0.0006885592,0.0002893917,0.0003960987,0.0003292368],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003648447,"about_ca_system_score_gemma":0.000318707,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001222431,"about_ca_topic_score_gemma":0.0006715658,"domain_scores_codex":[0.9996461,0.00008831044,0.00001409067,0.00005072379,0.0001792457,0.00002154743],"domain_scores_gemma":[0.9988098,0.0006481339,0.000155499,0.0001788414,0.000186425,0.00002122083],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006956791,0.00003356256,0.004413584,0.00007760603,0.00005488055,0.0001481304,0.0000686814,0.8605318,0.03907327,0.01038388,0.000526733,0.08461826],"study_design_scores_gemma":[0.000001341557,0.00001057805,0.001096907,0.000002371906,0.00000448454,0.00005451047,0.000003426559,0.9923655,0.004473321,0.001593461,0.0003882567,0.000005800703],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05398341,0.0003648854,0.9424769,0.00005625827,0.00001096805,0.00002883012,0.00008905575,0.001489928,0.001499783],"genre_scores_gemma":[0.943494,0.0004670916,0.05483651,0.00004085209,0.00003033439,0.00006696667,0.0001604571,0.0001735783,0.0007301471],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001222431,"threshold_uncertainty_score":0.002647102,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2083553720","doi":"10.1109/tcad.2010.2049154","title":"Optimization of Imprecise Circuits Represented by Taylor Series and Real-Valued Polynomials","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Taylor series; Series (stratigraphy); Arbitrary-precision arithmetic; Algorithm; Floating point; Interval arithmetic; Function (biology); Implementation; Representation (politics); Mathematics; Fixed-point arithmetic; Point (geometry); Double-precision floating-point format; Selection (genetic algorithm); Upper and lower bounds; Branch and bound; Mathematical optimization; Computer science; Artificial intelligence","authors":[{"name":"Yu Pang","is_ca":true},{"name":"Kartazyna Radecka","is_ca":true},{"name":"Željko Žilić","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02620939205898265,"gpt":0.2593621603881209,"spread":0.2331527683291383,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001352773,0.0008323456,0.0007849535,0.0005103085,0.0002480829,0.001427296,0.0009086386,0.000695902,0.001539936],"category_scores_gemma":[0.004323678,0.0004641415,0.0005703619,0.000900038,0.0009153272,0.001452716,0.0005244231,0.001032672,0.0002641759],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001083075,"about_ca_system_score_gemma":0.0006922062,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009292118,"about_ca_topic_score_gemma":0.001030478,"domain_scores_codex":[0.9990509,0.0002382124,0.00004811461,0.0001368656,0.0004406783,0.0000852244],"domain_scores_gemma":[0.9988689,0.0007271624,0.0001684746,0.0001117072,0.000110612,0.00001310489],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004774833,0.000009710055,0.0001197423,0.00006725538,0.00001524798,0.0000431608,0.00004547234,0.9311335,0.004917512,0.03923915,0.0002221566,0.02413934],"study_design_scores_gemma":[0.00001044141,0.00004189825,0.00004274882,0.0000120835,0.00001135355,0.00002202614,0.00001325471,0.9781554,0.004179967,0.01669439,0.0008090001,0.000007535979],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03112758,0.0002453009,0.9648744,0.00009670797,0.00001831117,0.00001824789,0.00003672659,0.0001777175,0.003404939],"genre_scores_gemma":[0.7163448,0.0004604646,0.2802679,0.00005525045,0.00002460186,0.00009972092,0.00007201944,0.000128239,0.002546966],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001539936,"threshold_uncertainty_score":0.007858276,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2037455559","doi":"10.1109/tcad.2011.2165715","title":"Accelerating FPGA Routing Through Parallelization and Engineering Enhancements Special Section on PAR-CAD 2010","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Speedup; Computer science; Parallel computing; Field-programmable gate array; Router; Routing (electronic design automation); Overhead (engineering); Heuristic; Gate array; Heuristics; Embedded system; Computer network","authors":[{"name":"Marcel Gort","is_ca":true},{"name":"Jason H. Anderson","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05512664828856144,"gpt":0.2195949649687447,"spread":0.1644683166801832,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003513098,0.0005997845,0.0003014176,0.0005392272,0.0002391627,0.0007878311,0.0005290065,0.0002364823,0.01956469],"category_scores_gemma":[0.0008448855,0.0002837976,0.0003085695,0.0006698288,0.0002161936,0.0005507643,0.0002856854,0.0004646819,0.003514355],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006464568,"about_ca_system_score_gemma":0.0006950327,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002189294,"about_ca_topic_score_gemma":0.005105151,"domain_scores_codex":[0.9997107,0.00006420372,0.00001354076,0.00005150095,0.0001244364,0.00003550271],"domain_scores_gemma":[0.9996389,0.0001004573,0.00002626868,0.0001054599,0.0001117859,0.00001713823],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002407551,0.0001415684,0.0008154559,0.0001808586,0.00003237218,0.0001444833,0.00004260342,0.119909,0.05213507,0.01710503,0.03465647,0.7745964],"study_design_scores_gemma":[0.0001506968,0.0003435493,0.001440956,0.0000392639,0.00005357387,0.0005572759,0.00004053799,0.7549711,0.06423678,0.0107381,0.1673911,0.00003702836],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05148646,0.003050816,0.8569283,0.001471178,0.0005772084,0.0002074992,0.0001922503,0.01162255,0.07446361],"genre_scores_gemma":[0.2793163,0.002464759,0.6740447,0.0003734848,0.0003035207,0.0001064559,0.0007988736,0.001007359,0.04158454],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01956469,"threshold_uncertainty_score":0.06545043,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2303696326","doi":"10.1109/tcad.2015.2474411","title":"TSV Extracted Equivalent Circuit Model and an On-Chip Test Solution","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Parametric statistics; Through-silicon via; Equivalent circuit; Electronic engineering; Chip; Void (composites); Parametric model; Electronic circuit; Realization (probability); Integrated circuit; Testability; Computer science; Circuit extraction; Engineering; Materials science; Reliability engineering; Electrical engineering","authors":[{"name":"Zheng Gong","is_ca":true},{"name":"Rashid Rashidzadeh","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.08736034808519404,"gpt":0.2482283514382359,"spread":0.1608680033530418,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001144559,0.0007633952,0.0004084763,0.0004469992,0.000280661,0.0006914628,0.001131959,0.001200283,0.008868018],"category_scores_gemma":[0.0006160411,0.0002625831,0.000805604,0.0003508807,0.0002928729,0.0008717731,0.0002525334,0.0004933425,0.001341675],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009501387,"about_ca_system_score_gemma":0.001105098,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.005971589,"about_ca_topic_score_gemma":0.005960846,"domain_scores_codex":[0.9997879,0.00003174179,0.000007156641,0.00002862539,0.0001232274,0.00002140263],"domain_scores_gemma":[0.9998092,0.00005459027,0.0000222053,0.00004683482,0.00006308116,0.000004169483],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00005500454,0.00006142987,0.0004412207,0.0001236081,0.0000398483,0.000215841,0.00006504599,0.9258719,0.03213894,0.01224049,0.002559789,0.02618682],"study_design_scores_gemma":[0.00001051041,0.00006950941,0.0002012724,0.00000701062,0.0000150859,0.00006087428,0.00001456659,0.986912,0.007380126,0.001797762,0.003523703,0.000007574348],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08556463,0.0001755029,0.8574212,0.0002850514,0.0001102811,0.000360922,0.002852453,0.003951333,0.04927864],"genre_scores_gemma":[0.8731368,0.0002309491,0.1014726,0.0001664721,0.00002938946,0.0005122335,0.001801276,0.0003334073,0.02231693],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.008868018,"threshold_uncertainty_score":0.02966642,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2165203480","doi":"10.1109/43.851996","title":"Analytical models for RTL power estimation of combinational and sequential circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Combinational logic; Benchmark (surveying); Sequential logic; Algorithm; Computer science; Quadratic equation; Power (physics); Electronic circuit; Logic gate; Mathematics; Electronic engineering; Engineering; Electrical engineering","authors":[{"name":"S. Gupta","is_ca":false},{"name":"Farid N. Najm","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02882853325909728,"gpt":0.2290329034610601,"spread":0.2002043702019628,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004315624,0.0008955816,0.000559815,0.0008082927,0.0002876623,0.0007200419,0.001707759,0.0008413867,0.003563907],"category_scores_gemma":[0.002879735,0.0007084409,0.0007957598,0.0007043006,0.0003931104,0.001871848,0.0003331463,0.0009274243,0.001439831],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00105541,"about_ca_system_score_gemma":0.0006308745,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002823853,"about_ca_topic_score_gemma":0.003682644,"domain_scores_codex":[0.9995959,0.00006539848,0.00002065196,0.00007065989,0.0002064023,0.00004097546],"domain_scores_gemma":[0.9992334,0.0003659415,0.0001302024,0.0001055158,0.0001541203,0.00001086536],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001642569,0.00001954821,0.0002042958,0.00006071154,0.0000171043,0.00003270541,0.00004924745,0.9688125,0.007063649,0.00582458,0.0003803186,0.01751906],"study_design_scores_gemma":[0.00000127557,0.000007591993,0.00003646385,0.00000292084,0.000003371511,0.00001156333,0.000002350248,0.9970191,0.001064749,0.001316484,0.0005317532,0.000002478397],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008573979,0.0002207812,0.9880447,0.00008317185,0.00001241959,0.00003321353,0.0001027488,0.0008193345,0.002109746],"genre_scores_gemma":[0.7781237,0.001108702,0.2085984,0.0001579137,0.00007271505,0.0004183313,0.0004909761,0.0005707924,0.01045845],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003563907,"threshold_uncertainty_score":0.01192248,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1975570043","doi":"10.1109/tcad.2011.2170988","title":"Analytical Optimization of Bit-Widths in Fixed-Point LTI Systems","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":35,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Fixed-point arithmetic; Robustness (evolution); Electronic circuit; Algorithm; Computer science; Quantization (signal processing); Range (aeronautics); Fixed point; LTI system theory; Mathematics; Floating point; Mathematical optimization; Linear system","authors":[{"name":"O. Sarbishei","is_ca":true},{"name":"Katarzyna Radecka","is_ca":true},{"name":"Željko Žilić","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04693249531288891,"gpt":0.2710562831933339,"spread":0.224123787880445,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009332115,0.0008088725,0.0004256496,0.0004916169,0.0003461764,0.001102944,0.0006848541,0.0005216646,0.002024908],"category_scores_gemma":[0.003671377,0.0004158026,0.0002797108,0.0005816516,0.0006882994,0.001014308,0.0004975961,0.0006819629,0.0003764207],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001056405,"about_ca_system_score_gemma":0.0007297568,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001355279,"about_ca_topic_score_gemma":0.001663848,"domain_scores_codex":[0.9995512,0.0001070373,0.00002519872,0.00006011338,0.0001970305,0.00005940142],"domain_scores_gemma":[0.9989065,0.0007068693,0.0001744358,0.00007017334,0.0001234518,0.00001849423],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003812675,0.000009164506,0.0001454246,0.00007170698,0.000007885274,0.00002568225,0.00005160536,0.9464005,0.006772474,0.022858,0.0002580438,0.02336138],"study_design_scores_gemma":[0.000005655299,0.00001935499,0.00003982681,0.00001387644,0.000003814005,0.00000923621,0.000009215611,0.9888179,0.003009824,0.007727088,0.0003396948,0.000004459291],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02882388,0.000610024,0.9647309,0.0001611397,0.00002096449,0.00003343448,0.00005689507,0.0004186772,0.005144097],"genre_scores_gemma":[0.9023606,0.0006336834,0.09478163,0.00006314871,0.00001405778,0.0001139817,0.00007180165,0.0001556379,0.001805511],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002024908,"threshold_uncertainty_score":0.0076648,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2031732101","doi":"10.1109/tcad.2004.829796","title":"Indirect Test Architecture for SoC Testing","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Modular design; Computer science; Embedded system; System on a chip; Testability; Modularity (biology); Network packet; Design for testing; Computer architecture; Core (optical fiber); Chip; Architecture; Computer hardware; Engineering; Computer network; Operating system; Reliability engineering; Telecommunications","authors":[{"name":"M. Nahvi","is_ca":true},{"name":"A. Ivanov","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05272459293730754,"gpt":0.2412766578295771,"spread":0.1885520648922696,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005520725,0.0006698227,0.0002618246,0.0007376219,0.0003215999,0.0009267459,0.001205899,0.0005609035,0.0051215],"category_scores_gemma":[0.001129488,0.0001923856,0.0004247963,0.0003814888,0.0008386752,0.001341297,0.001100052,0.0009710005,0.001122895],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008557735,"about_ca_system_score_gemma":0.0007950648,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008495816,"about_ca_topic_score_gemma":0.001203171,"domain_scores_codex":[0.9994281,0.000147636,0.00003021583,0.0001079517,0.0002240305,0.00006207542],"domain_scores_gemma":[0.9992556,0.000140143,0.00008035754,0.0002521676,0.0002292686,0.00004237154],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003176976,0.0002153899,0.004033592,0.0005736863,0.0000908282,0.0004542415,0.0004895023,0.07819708,0.0948118,0.4055257,0.008151183,0.4071394],"study_design_scores_gemma":[0.00009632827,0.001393886,0.003133991,0.0002301813,0.0001922646,0.001209396,0.0001064557,0.6547229,0.0687902,0.124758,0.1452889,0.00007745614],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0303506,0.0007271493,0.9249103,0.0003668575,0.000136115,0.0002166971,0.0001058976,0.003476222,0.03971019],"genre_scores_gemma":[0.5986302,0.000741178,0.3830938,0.0004666195,0.0001660062,0.0004955655,0.0005020032,0.000324733,0.01557982],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.0051215,"threshold_uncertainty_score":0.01713312,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2158923166","doi":"10.1109/tcad.2002.807889","title":"Testing asics with multiple identical cores","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Application-specific integrated circuit; Testability; Design for testing; Automatic test pattern generation; Test compression; Volume (thermodynamics); Test (biology); Computer science; Integrated circuit; Test data; Embedded system; Computer hardware; Reliability engineering; Electronic circuit; Engineering; Electrical engineering","authors":[{"name":"Yuejian Wu","is_ca":true},{"name":"Patrick Macdonald","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0522484813425532,"gpt":0.2319286910252436,"spread":0.1796802096826904,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005951974,0.0006144233,0.0004055024,0.0004892332,0.0002226398,0.0005125927,0.001298302,0.0006206255,0.00100491],"category_scores_gemma":[0.002143192,0.0001640978,0.0003728212,0.0003689004,0.0004779172,0.0008585774,0.0003469007,0.00033053,0.0001413233],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004799462,"about_ca_system_score_gemma":0.0004716887,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006211954,"about_ca_topic_score_gemma":0.0008250327,"domain_scores_codex":[0.9988563,0.000286213,0.00008788064,0.0002363926,0.0004227691,0.0001103949],"domain_scores_gemma":[0.997771,0.0009199828,0.0004310183,0.0003967535,0.0004091192,0.00007202249],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001246855,0.0004423479,0.01010915,0.0004359495,0.0001920416,0.001159363,0.0001503737,0.09642745,0.6123801,0.01518815,0.0009777021,0.2612904],"study_design_scores_gemma":[0.0002195621,0.003691193,0.003991805,0.00003277562,0.0001354239,0.001695189,0.00009513826,0.4649259,0.5152143,0.005845997,0.004126506,0.0000262224],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"methods","genre_scores_codex":[0.6984292,0.0002791016,0.2972748,0.0001261611,0.00006553642,0.0001201923,0.00006125777,0.000560323,0.003083322],"genre_scores_gemma":[0.936758,0.00008444906,0.06189748,0.00006244772,0.00002130825,0.00005557129,0.00007719725,0.00002175522,0.001021798],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.001298302,"threshold_uncertainty_score":0.003482282,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2150435291","doi":"10.1109/tcad.2009.2026354","title":"Closed-Form Delay and Crosstalk Models for $RLC$ On-Chip Interconnects Using a Matrix Rational Approximation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Western University","funders":"","keywords":"Spice; RLC circuit; Overshoot (microwave communication); Crosstalk; Interconnection; Approximation error; Elmore delay; Algorithm; Mathematics; Computer science; Electronic engineering; Voltage; Telecommunications; Engineering; Electrical engineering; Delay calculation","authors":[{"name":"Sourajeet Roy","is_ca":true},{"name":"Anestis Dounavis","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03620615573929071,"gpt":0.2486734545302822,"spread":0.2124672987909915,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006307134,0.0009738726,0.0005146149,0.0004661157,0.0004089779,0.0008998322,0.001132462,0.001182606,0.001987893],"category_scores_gemma":[0.001560353,0.0003580622,0.0006553581,0.0004889332,0.0004855803,0.001227177,0.0003363267,0.0009588466,0.0009367945],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001387495,"about_ca_system_score_gemma":0.0008984691,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.006349608,"about_ca_topic_score_gemma":0.005976207,"domain_scores_codex":[0.9996467,0.00008946086,0.00001245639,0.00005811345,0.0001583475,0.00003489663],"domain_scores_gemma":[0.9995702,0.000202099,0.00005043266,0.00004561163,0.0001204538,0.00001116088],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002715718,0.00002527839,0.0001821468,0.00003824214,0.00001081545,0.00004976383,0.00006422702,0.9637832,0.005661246,0.01788291,0.0004276023,0.01184739],"study_design_scores_gemma":[0.000001498209,0.000005898975,0.00001143329,0.000001565961,0.000001632801,0.00001062117,0.000003361628,0.998612,0.0005140894,0.0005244036,0.0003111003,0.000002409588],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005887003,0.00009694268,0.9914335,0.00004373547,0.00001574779,0.00001915324,0.00002238959,0.0003928452,0.002088746],"genre_scores_gemma":[0.5669903,0.0006075997,0.4215263,0.0001199055,0.00004306368,0.0001835276,0.0001953731,0.0002858055,0.01004816],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.006349608,"threshold_uncertainty_score":0.01262528,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2155893249","doi":"10.1109/43.905679","title":"A 3D thermal simulation tool for integrated devices-Atar","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Thermal properties of materials","field":"Materials Science","cited_by":30,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta; Carleton University","funders":"","keywords":"Computer science; Transient (computer programming); Solver; Simulation; Capacitance; Nonlinear system; Transistor; Thermal resistance; Semiconductor device; Electronic engineering; Heat transfer; Materials science; Electrical engineering; Mechanics; Engineering; Voltage; Physics","authors":[{"name":"T. Smy","is_ca":true},{"name":"D.J. Walkey","is_ca":true},{"name":"S. K. Dew","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05184015379281584,"gpt":0.2567859939674935,"spread":0.2049458401746776,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008283636,0.001210028,0.001074932,0.0006359869,0.0006952,0.001125132,0.002419678,0.001681049,0.02482263],"category_scores_gemma":[0.001538817,0.001083086,0.001645965,0.0006134558,0.0003997626,0.0009586493,0.001311674,0.001877967,0.005110928],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007787491,"about_ca_system_score_gemma":0.001203017,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.004055821,"about_ca_topic_score_gemma":0.004666292,"domain_scores_codex":[0.9995511,0.00009527508,0.00003482033,0.000041428,0.000241568,0.00003583862],"domain_scores_gemma":[0.9994552,0.0002718526,0.00003164158,0.00008654842,0.0001256064,0.00002913766],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001577761,0.0001163566,0.0008969239,0.0006608585,0.0001556318,0.000280184,0.0002972877,0.8424027,0.01848964,0.03463073,0.03131866,0.07059319],"study_design_scores_gemma":[0.00007109756,0.00002973617,0.0001299262,0.00003642414,0.00002082101,0.00008100616,0.00001349153,0.932676,0.004624759,0.005141354,0.0571461,0.00002928015],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.004815192,0.0002543389,0.9539866,0.0001723513,0.0001117651,0.0002260446,0.002662872,0.02451249,0.01325829],"genre_scores_gemma":[0.1047874,0.0009856637,0.8566418,0.0003354654,0.00006172254,0.00308004,0.007824292,0.008936752,0.01734679],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.02482263,"threshold_uncertainty_score":0.08303994,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2116518941","doi":"10.1109/tcad.2005.862748","title":"Force-Directed Methods for Generic Placement","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Computation; Computer science; Placement; Cluster analysis; Minification; Mathematical optimization; Algorithm; Mathematics; Physical design; Artificial intelligence; Embedded system","authors":[{"name":"Andrew Kennings","is_ca":true},{"name":"Kristofer Vorwerk","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03467480259999626,"gpt":0.2627210986315455,"spread":0.2280462960315493,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007794957,0.001234445,0.00064259,0.001076739,0.00056947,0.0007539877,0.001554755,0.001219591,0.01334561],"category_scores_gemma":[0.001918849,0.0005653889,0.0009020959,0.0008778685,0.0007298691,0.0007752454,0.001515378,0.001533745,0.004472053],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007107561,"about_ca_system_score_gemma":0.0009079709,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002258512,"about_ca_topic_score_gemma":0.003071067,"domain_scores_codex":[0.9994362,0.0001187031,0.00002571443,0.00006865899,0.0003176843,0.00003307989],"domain_scores_gemma":[0.9994174,0.0002783224,0.00005222685,0.0001219614,0.0001090042,0.00002116766],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00007025607,0.00007595986,0.0004708013,0.0007088233,0.00008855615,0.0001810117,0.0001988294,0.3861924,0.01250127,0.1984855,0.01571686,0.3853098],"study_design_scores_gemma":[0.00004879658,0.00004126387,0.0001261546,0.0000757103,0.00001325245,0.0001319384,0.00002961091,0.8727319,0.003236914,0.06776877,0.05576809,0.0000277182],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0005233874,0.0001776805,0.9949987,0.00004516498,0.00003241477,0.00004681712,0.00004241692,0.0006840616,0.003449309],"genre_scores_gemma":[0.02350138,0.0004387662,0.9702502,0.0001067627,0.0000494493,0.000344194,0.0001793558,0.0004523862,0.004677364],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.01334561,"threshold_uncertainty_score":0.04464555,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2153245554","doi":"10.1109/tcad.2005.852040","title":"Calligrapher: a new layout-migration engine for hard intellectual property libraries","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Datapath; Standard cell; Metric (unit); Solver; Process (computing); Constraint (computer-aided design); Page layout; Computer engineering; Parallel computing; Integrated circuit; Programming language; Mathematics; Operating system; Engineering","authors":[{"name":"Jianwen Zhu","is_ca":true},{"name":"Fang Fang","is_ca":true},{"name":"Qianying Tang","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.039085538524316,"gpt":0.2124398461675886,"spread":0.1733543076432726,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003249643,0.000811049,0.000427608,0.0006494924,0.0003666409,0.0008403687,0.00170233,0.0006593299,0.004057616],"category_scores_gemma":[0.0008872122,0.0003343162,0.0004976122,0.0006384553,0.0004487337,0.001212178,0.0009009878,0.001149894,0.001166577],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006486653,"about_ca_system_score_gemma":0.001202608,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002472182,"about_ca_topic_score_gemma":0.005487624,"domain_scores_codex":[0.9996665,0.00004546107,0.00002119961,0.00005358344,0.0001738728,0.00003948664],"domain_scores_gemma":[0.9997613,0.00006459351,0.00003911284,0.00006876114,0.00004539861,0.00002086838],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003484455,0.0002106665,0.001451651,0.0004262844,0.00007678839,0.0002982531,0.0002139606,0.2071831,0.1063093,0.03398917,0.02701366,0.6224787],"study_design_scores_gemma":[0.00008019791,0.0001312493,0.0005310117,0.00002643058,0.00002940121,0.0001957617,0.00003651475,0.872963,0.07138452,0.007469521,0.04711012,0.00004238339],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01803508,0.0002707675,0.9457313,0.0001495608,0.00006206114,0.0001638495,0.0002267013,0.02923117,0.006129583],"genre_scores_gemma":[0.1142569,0.0002528276,0.8754706,0.00017764,0.00002039551,0.0002180186,0.0007503068,0.001400109,0.007453257],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.004057616,"threshold_uncertainty_score":0.01357406,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2099432024","doi":"10.1109/tcad.2005.859507","title":"Dynamic-range estimation","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Nonlinear system; Computer science; Dynamic range; Algorithm; Polynomial; Dynamic demand; Range (aeronautics); Polynomial chaos; Mathematics; Mathematical optimization; Power (physics); Parallel computing; Monte Carlo method","authors":[{"name":"Bin Wu","is_ca":true},{"name":"Jianwen Zhu","is_ca":true},{"name":"Farid N. Najm","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0153834811345953,"gpt":0.202546854744286,"spread":0.1871633736096907,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004584988,0.000846575,0.0007954191,0.001568996,0.0004082094,0.00102532,0.001067235,0.0008647066,0.00362035],"category_scores_gemma":[0.004454669,0.0003338165,0.0004625187,0.001315686,0.000384871,0.002024556,0.0009846906,0.0008915552,0.002767414],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004801993,"about_ca_system_score_gemma":0.0004347557,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008218372,"about_ca_topic_score_gemma":0.0007727491,"domain_scores_codex":[0.9990529,0.0001274291,0.00004161797,0.0002945672,0.000394804,0.00008874665],"domain_scores_gemma":[0.9988251,0.0004290343,0.000156808,0.0002132699,0.0003441347,0.00003162359],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0003788449,0.0001117482,0.004465806,0.0004204616,0.00008184443,0.0002710658,0.0001889052,0.1095434,0.1629901,0.02709424,0.005907953,0.6885456],"study_design_scores_gemma":[0.00001879558,0.0001234406,0.004267121,0.00007311669,0.00005957909,0.001271783,0.000093954,0.8088058,0.1388952,0.01805135,0.02824161,0.0000982148],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.009377903,0.0006824717,0.9825556,0.00008436241,0.00005169454,0.00003406136,0.0001416342,0.001480851,0.005591336],"genre_scores_gemma":[0.629467,0.002088816,0.3572012,0.0002599567,0.0001689546,0.0001645099,0.0009984634,0.0005505615,0.009100581],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.00362035,"threshold_uncertainty_score":0.01211131,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2147083788","doi":"10.1109/tcad.2008.2009166","title":"Deviation-Based LFSR Reseeding for Test-Data Compression","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Metric (unit); Benchmark (surveying); Algorithm; Computer science; Cube (algebra); Mathematics; Data mining; Engineering; Combinatorics","authors":[{"name":"Zhanglei Wang","is_ca":false},{"name":"Hongxia Fang","is_ca":false},{"name":"Krishnendu Chakrabarty","is_ca":false},{"name":"Michael Bienek","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.09581163215904408,"gpt":0.2845699873334522,"spread":0.1887583551744081,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006755862,0.0006185336,0.0004340719,0.001352102,0.0002412017,0.0004631783,0.0007049704,0.0004431684,0.001385584],"category_scores_gemma":[0.005243157,0.000156825,0.0003980152,0.001110607,0.0004297405,0.0007478391,0.0005731147,0.0005179365,0.0003975838],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005424726,"about_ca_system_score_gemma":0.0004814324,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005225164,"about_ca_topic_score_gemma":0.0007934273,"domain_scores_codex":[0.99893,0.0001909837,0.0001005842,0.000120142,0.0005996781,0.00005855478],"domain_scores_gemma":[0.9975544,0.001142642,0.0004198835,0.0004273723,0.0004015503,0.00005417849],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006660484,0.0001743482,0.003374957,0.0002219709,0.00004989481,0.0004151147,0.0002114222,0.1175967,0.2430117,0.01442539,0.001720327,0.6181322],"study_design_scores_gemma":[0.00008860073,0.0008301638,0.001997259,0.00003794416,0.00004111649,0.0008201308,0.00005416844,0.6499799,0.3348424,0.008263755,0.002998103,0.00004646233],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1306743,0.0004549797,0.8632299,0.0001842686,0.00004543672,0.0001471115,0.000140529,0.002961728,0.002161692],"genre_scores_gemma":[0.6800479,0.0001885641,0.3177346,0.0001055394,0.0000305908,0.0001125397,0.0004521297,0.0002197072,0.001108511],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001385584,"threshold_uncertainty_score":0.004635215,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2110405757","doi":"10.1109/tcad.2005.860957","title":"Placement Algorithm in Analog-Layout Designs","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University; Dalhousie University","funders":"","keywords":"Computer science; Algorithm","authors":[{"name":"L. Zhang","is_ca":true},{"name":"R. Raut","is_ca":true},{"name":"Yingtao Jiang","is_ca":false},{"name":"U. Kleine","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02644971233590213,"gpt":0.2178151001823279,"spread":0.1913653878464257,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006289821,0.0007274338,0.0005956066,0.0007080707,0.0004265068,0.0007778699,0.0007121656,0.0007942988,0.003283102],"category_scores_gemma":[0.001054596,0.000408591,0.0004357234,0.001027314,0.0004938255,0.0007086316,0.0005258803,0.0006089886,0.000850372],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006682118,"about_ca_system_score_gemma":0.0008012792,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001419976,"about_ca_topic_score_gemma":0.001589586,"domain_scores_codex":[0.9995702,0.0001763427,0.00002364683,0.00006759688,0.0001354024,0.0000269424],"domain_scores_gemma":[0.9997377,0.0001404109,0.00003841092,0.0000303434,0.00004515862,0.00000798143],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004030104,0.00004168455,0.0002579683,0.0001812711,0.00003768795,0.00006996925,0.0000666208,0.7570245,0.0050618,0.03349034,0.001933065,0.2017948],"study_design_scores_gemma":[0.00002898228,0.00007191869,0.0001067497,0.00003313538,0.00001393118,0.00007578523,0.00002450135,0.9652022,0.002549265,0.02311809,0.00876538,0.00001002352],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003066571,0.0004076125,0.9926215,0.0000875399,0.00003819637,0.00004490548,0.00002074802,0.0003215541,0.0033914],"genre_scores_gemma":[0.1154173,0.0006813597,0.8795368,0.0001047128,0.00004303341,0.0001789019,0.00009391359,0.00008748402,0.003856422],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003283102,"threshold_uncertainty_score":0.01098311,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4368232696","doi":"10.1109/tcad.2023.3272582","title":"Koios 2.0: Open-Source Deep Learning Benchmarks for FPGA Architecture and CAD Research","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of New Brunswick; University of Toronto","funders":"Vector Institute; VMware; National Science Foundation","keywords":"Benchmark (surveying); Field-programmable gate array; Computer science; Computer architecture; Suite; CAD; Computer engineering; Verilog; Electronic design automation; Embedded system; Parallel computing; Engineering","authors":[{"name":"Aman Arora","is_ca":false},{"name":"Andrew Boutros","is_ca":true},{"name":"Seyed Alireza Damghani","is_ca":true},{"name":"Karan Mathur","is_ca":false},{"name":"Vedant Mohanty","is_ca":false},{"name":"Tanmay Anand","is_ca":false},{"name":"Mohamed A. Elgammal","is_ca":true},{"name":"Kenneth B. Kent","is_ca":true},{"name":"Vaughn Betz","is_ca":true},{"name":"Lizy K. John","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0593460382996578,"gpt":0.2861478695518774,"spread":0.2268018312522196,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002077878,0.002688729,0.0005260727,0.002688066,0.0004452757,0.00123876,0.003766834,0.001215851,0.006096166],"category_scores_gemma":[0.008184131,0.0007190011,0.0008968432,0.003522869,0.0005908808,0.001392956,0.001061171,0.001581976,0.00262544],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00160561,"about_ca_system_score_gemma":0.001780486,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.007815848,"about_ca_topic_score_gemma":0.01250023,"domain_scores_codex":[0.9980626,0.0004117718,0.0002294969,0.0002177147,0.0008624591,0.0002160246],"domain_scores_gemma":[0.9960855,0.001698448,0.0003504686,0.0006498679,0.001068431,0.0001473541],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001681727,0.001159047,0.01786666,0.004256079,0.000436181,0.0005800027,0.0002854436,0.4187007,0.02025648,0.02539801,0.2864546,0.2229251],"study_design_scores_gemma":[0.0007358328,0.0009961706,0.009290163,0.0003544349,0.0001312493,0.0004753169,0.0001774447,0.7733185,0.05895474,0.01704528,0.1383971,0.0001237441],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.4085244,0.01109511,0.2326742,0.001772014,0.001108545,0.001326573,0.08849537,0.1620862,0.09291771],"genre_scores_gemma":[0.5137473,0.003396893,0.2662179,0.0008017665,0.0001099489,0.001697639,0.1884783,0.01415677,0.01139353],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.007815848,"threshold_uncertainty_score":0.02039367,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2143096499","doi":"10.1109/43.905677","title":"Delay and current estimation in a CMOS inverter with an RC load","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Inverter; Capacitance; CMOS; Transistor; Voltage; Electronic engineering; Control theory (sociology); Electrical engineering; Mathematics; Computer science; Physics; Engineering","authors":[{"name":"M.M. Hafed","is_ca":true},{"name":"Mourad Oulmane","is_ca":true},{"name":"N.C. Rumin","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02278098671632121,"gpt":0.2194090058420123,"spread":0.1966280191256911,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001277531,0.0005258567,0.0003884812,0.0005370569,0.0002615272,0.0004422589,0.000772193,0.0004323361,0.001649562],"category_scores_gemma":[0.00103494,0.0002497104,0.0002557761,0.0004903334,0.0002067607,0.001159093,0.0002878626,0.0003238101,0.0005017073],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001009968,"about_ca_system_score_gemma":0.0004557999,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002801042,"about_ca_topic_score_gemma":0.003283329,"domain_scores_codex":[0.9998348,0.00002034152,0.000008032682,0.00003930275,0.00007963838,0.00001790377],"domain_scores_gemma":[0.9997343,0.0001199929,0.00003940592,0.00002994415,0.00006738488,0.00000893764],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003584692,0.00006902973,0.00268991,0.0001988701,0.00005153685,0.0003001432,0.0002236063,0.5375867,0.1762895,0.0144776,0.0009618261,0.2667928],"study_design_scores_gemma":[0.0000081343,0.0000629008,0.0003628037,0.000005350939,0.00001385803,0.00007959965,0.00001050346,0.9693632,0.02700346,0.001748723,0.001331315,0.0000101963],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0720019,0.0002460825,0.9234918,0.00004941986,0.00001457466,0.00003251501,0.00009106338,0.001782398,0.002290267],"genre_scores_gemma":[0.823237,0.0002471962,0.1735335,0.0000255335,0.00001825766,0.0000403232,0.0001133209,0.0001055387,0.002679395],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002801042,"threshold_uncertainty_score":0.007327914,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2929289575","doi":"10.1109/tcad.2019.2908921","title":"On Error Injection for NoC Platforms: A UVM-Based Generic Verification Environment","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Emulation; Router; Computer science; Embedded system; Error detection and correction; Network on a chip; Fault injection; Operating system; Computer network; Algorithm; Software","authors":[{"name":"Sameh El-Ashry","is_ca":false},{"name":"Mostafa Khamis","is_ca":false},{"name":"Hala Ibrahim","is_ca":false},{"name":"Ahmed Shalaby","is_ca":false},{"name":"Mohamed AbdelSalam","is_ca":false},{"name":"M. Watheq El‐Kharashi","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03960358304030367,"gpt":0.226856878758497,"spread":0.1872532957181933,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00317736,0.001038615,0.0006143258,0.0008461996,0.0004345,0.001067753,0.001966379,0.000999836,0.002732788],"category_scores_gemma":[0.006532308,0.000391171,0.0009348267,0.0003853317,0.001385981,0.002027571,0.002403258,0.001085339,0.0006118051],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006588151,"about_ca_system_score_gemma":0.001010189,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005554106,"about_ca_topic_score_gemma":0.0007963519,"domain_scores_codex":[0.9965531,0.001292182,0.0002484695,0.0005323138,0.001092769,0.0002811186],"domain_scores_gemma":[0.9958826,0.001308971,0.0004696841,0.00183891,0.000418125,0.00008167855],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0009239987,0.0004441371,0.009197024,0.001318477,0.0001502894,0.002039836,0.0009361511,0.2369823,0.2397764,0.1644393,0.004134761,0.3396572],"study_design_scores_gemma":[0.0001296406,0.000851156,0.001808675,0.0002451942,0.0001074381,0.001618992,0.00008907095,0.6439742,0.2736703,0.04057579,0.03683696,0.00009255838],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.03305437,0.0001727234,0.9567975,0.0001043321,0.00003250385,0.0001931927,0.0001317539,0.006260476,0.003253173],"genre_scores_gemma":[0.3816647,0.000263654,0.6130051,0.0001817138,0.00003211915,0.0002823386,0.0003621976,0.0008317629,0.003376476],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.00317736,"threshold_uncertainty_score":0.01680368,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2125630634","doi":"10.1109/tcad.2006.883926","title":"Generalized Power-Delay Metrics in Deep Submicron CMOS Designs","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"CMOS; Metric (unit); Set (abstract data type); Computer science; Power (physics); Product (mathematics); Algorithm; Electrical engineering; Mathematics; Engineering; Physics; Programming language","authors":[{"name":"Dipanjan Sengupta","is_ca":true},{"name":"Resve Saleh","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0291038094090676,"gpt":0.2269094821310498,"spread":0.1978056727219822,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002274727,0.001365526,0.0006094249,0.002318761,0.0003187119,0.001504967,0.0006666381,0.0006756078,0.0006543018],"category_scores_gemma":[0.007634691,0.0003519095,0.0004728245,0.002135542,0.001085875,0.002287219,0.0009646546,0.0007341481,0.0001483672],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001608967,"about_ca_system_score_gemma":0.0007913211,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001166284,"about_ca_topic_score_gemma":0.001595622,"domain_scores_codex":[0.9976979,0.0008267628,0.0002484706,0.0002480781,0.000869065,0.0001097464],"domain_scores_gemma":[0.9956578,0.002187172,0.0007844236,0.0005734069,0.0006682205,0.0001289447],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001684807,0.00002809522,0.004372477,0.000429424,0.00009300307,0.0003091175,0.0003072811,0.6220693,0.02629524,0.1525205,0.001812634,0.1915943],"study_design_scores_gemma":[0.00002952861,0.000604927,0.004308532,0.00009758908,0.00008285817,0.0006377666,0.0001107497,0.7929641,0.01494959,0.171095,0.01504011,0.00007915978],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1105544,0.007886993,0.8735303,0.0003541129,0.000105806,0.0001523026,0.0003138816,0.0007614224,0.00634072],"genre_scores_gemma":[0.6759264,0.002323986,0.3189309,0.0001589652,0.00008678113,0.0002022366,0.0002766549,0.000200983,0.001893091],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002318761,"threshold_uncertainty_score":0.01203001,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2121845874","doi":"10.1109/tcad.2008.923635","title":"A Linear-Time Approach for Static Timing Analysis Covering All Process Corners","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Process (computing); Process corners; Computer science; Network analysis; Static analysis; Delay calculation; Algorithm; Control theory (sociology); Engineering; Propagation delay; Embedded system; Electrical engineering; Artificial intelligence","authors":[{"name":"Sari Onaissi","is_ca":true},{"name":"Farid N. Najm","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04499501525916132,"gpt":0.2357854363319852,"spread":0.1907904210728238,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007171275,0.001891884,0.0009129855,0.001448191,0.0007271317,0.001138206,0.001893888,0.0009055129,0.01342299],"category_scores_gemma":[0.002799297,0.0005619319,0.001224749,0.001879621,0.0006978223,0.001787117,0.001212644,0.001671333,0.003983441],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001175104,"about_ca_system_score_gemma":0.002193067,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.004969486,"about_ca_topic_score_gemma":0.009352629,"domain_scores_codex":[0.9987757,0.0001750099,0.0000590736,0.0003813462,0.0004652245,0.0001437247],"domain_scores_gemma":[0.998178,0.001052991,0.0001996812,0.0002727645,0.0002467674,0.00004978479],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004502579,0.000216856,0.0007906278,0.0004774266,0.0001203807,0.0001492048,0.0001716924,0.2228988,0.0306427,0.01812367,0.007365325,0.7185931],"study_design_scores_gemma":[0.00007219685,0.0001777592,0.0002725912,0.00002420195,0.00006146188,0.0002090301,0.00003727254,0.9654938,0.00984686,0.01713185,0.006645139,0.00002786392],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001683174,0.000156455,0.9955647,0.0000643633,0.00001513506,0.00003688046,0.00004552709,0.001351974,0.001081739],"genre_scores_gemma":[0.08831341,0.000303441,0.9049745,0.0001769213,0.00009341448,0.0002559226,0.0003910237,0.0003520861,0.005139221],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01342299,"threshold_uncertainty_score":0.04490441,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118952760","doi":"10.1109/tcad.2008.2006091","title":"Automated Scan Chain Division for Reducing Shift and Capture Power During Broadside At-Speed Test","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Scan chain; Automatic test pattern generation; Fault coverage; Division (mathematics); Broadside; Power (physics); Computer science; SIGNAL (programming language); Fault (geology); Algorithm; Real-time computing; Engineering; Electronic circuit; Integrated circuit; Electrical engineering; Arithmetic; Mathematics","authors":[{"name":"Ho Fai Ko","is_ca":true},{"name":"Nicola Nicolici","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02896202890509353,"gpt":0.2295475162427321,"spread":0.2005854873376386,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002013585,0.0003239315,0.0002701462,0.0005983699,0.0003230987,0.0003170904,0.0004642571,0.0002307015,0.001607421],"category_scores_gemma":[0.00107007,0.0001804547,0.0001360374,0.0005423354,0.0003292343,0.0007564863,0.0004030744,0.0002982682,0.0002306516],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002905005,"about_ca_system_score_gemma":0.0006219634,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007950118,"about_ca_topic_score_gemma":0.002241484,"domain_scores_codex":[0.9996704,0.00006927525,0.00001918256,0.00006296008,0.0001386321,0.00003964872],"domain_scores_gemma":[0.9991234,0.0004199672,0.0001253316,0.0001498859,0.0001444815,0.00003702016],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0007291506,0.00009021239,0.003121993,0.0001032921,0.00002519975,0.0002086916,0.0002178166,0.04800953,0.3639078,0.008169706,0.00109187,0.5743247],"study_design_scores_gemma":[0.00008302853,0.001101484,0.004636574,0.00003017804,0.00005673193,0.0008088083,0.00007704814,0.5435163,0.4343628,0.006860958,0.008426488,0.00003966904],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3625813,0.0004779318,0.6327056,0.00009888286,0.00002620163,0.00008663355,0.00007454225,0.001125086,0.002823819],"genre_scores_gemma":[0.8124999,0.0001178974,0.1858147,0.00005397508,0.00001668537,0.00005284949,0.0001338163,0.00006761333,0.001242462],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001607421,"threshold_uncertainty_score":0.005377352,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2072903329","doi":"10.1109/tcad.2015.2402172","title":"Managing Laser Power in Silicon-Photonic NoC Through Cache and NoC Reconfiguration","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Division of Computing and Communication Foundations; Ministère de l'Économie, de la Science et de l'Innovation - Québec","keywords":"Computer science; Bandwidth (computing); Photonics; Dissipation; Cache; Silicon photonics; Chip; Control reconfiguration; Laser; Embedded system; Electronic engineering; Optoelectronics; Parallel computing; Materials science; Computer network; Telecommunications; Engineering; Physics; Optics","authors":[{"name":"C. Chen","is_ca":false},{"name":"José Luis Abellán","is_ca":false},{"name":"Ajay Joshi","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03744946676740017,"gpt":0.231182038449229,"spread":0.1937325716818288,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002048746,0.0002893925,0.0002244078,0.0003852118,0.0003997733,0.0004390927,0.000940106,0.0002384769,0.001063349],"category_scores_gemma":[0.0005964237,0.0001607036,0.000190252,0.0004866039,0.000234413,0.0008270697,0.0003535631,0.0002539377,0.0001775116],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004722328,"about_ca_system_score_gemma":0.0006813236,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001329191,"about_ca_topic_score_gemma":0.004144734,"domain_scores_codex":[0.9998069,0.00003362743,0.00001188438,0.00003467906,0.00006497309,0.00004791149],"domain_scores_gemma":[0.9997187,0.00008449562,0.00005670279,0.0000564344,0.00006900384,0.00001464681],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000391541,0.0003392348,0.005478732,0.0002949333,0.00009773614,0.0004722212,0.0002349246,0.366726,0.2585729,0.008868198,0.004254939,0.3542686],"study_design_scores_gemma":[0.00002392624,0.0001771508,0.001361432,0.00001346081,0.00004680717,0.0002011719,0.00007425451,0.9282923,0.06313137,0.002949535,0.003708897,0.00001966704],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6342955,0.002213563,0.3452929,0.0004065955,0.0001163611,0.00006210975,0.0001051192,0.002799648,0.01470816],"genre_scores_gemma":[0.9701301,0.0002160417,0.02806492,0.00007124409,0.0000166258,0.00003564065,0.00005384843,0.00005467769,0.001356855],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001329191,"threshold_uncertainty_score":0.003557265,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3036728738","doi":"10.1109/tcad.2020.3003906","title":"A Design Framework for Invertible Logic","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"Precursory Research for Embryonic Science and Technology; Ministry of Education, Culture, Sports, Science and Technology; Canon Medical Systems Corporation","keywords":"SystemC; Computer science; Logic synthesis; Invertible matrix; Stochastic computing; Logic family; Sequential logic; Field-programmable gate array; Probabilistic logic; Digital electronics; Theoretical computer science; Logic gate; Computer engineering; Computer architecture; Electronic circuit; Algorithm; Parallel computing; Embedded system; Mathematics; Engineering; Computation","authors":[{"name":"Naoya Onizawa","is_ca":false},{"name":"Kaito Nishino","is_ca":false},{"name":"Sean C. Smithson","is_ca":true},{"name":"Brett H. Meyer","is_ca":true},{"name":"Warren J. Gross","is_ca":true},{"name":"Hitoshi Yamagata","is_ca":false},{"name":"Hiroyuki Fujita","is_ca":false},{"name":"Takahiro Hanyu","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06223813024559675,"gpt":0.2338192787165543,"spread":0.1715811484709576,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004385917,0.0003708987,0.0002377246,0.0003364577,0.0004038184,0.0007237128,0.0009255797,0.0005564794,0.005491933],"category_scores_gemma":[0.0005856223,0.0002656264,0.0005341297,0.0001903485,0.0007108308,0.0008838743,0.0005920336,0.0009398753,0.0008451718],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005406433,"about_ca_system_score_gemma":0.0007324356,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007012172,"about_ca_topic_score_gemma":0.001291899,"domain_scores_codex":[0.9997088,0.00005770578,0.00001425463,0.00004692959,0.0001401672,0.00003210625],"domain_scores_gemma":[0.9998602,0.00005142285,0.00001139576,0.00003706909,0.00003182551,0.000008066295],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.00003123487,0.00003094236,0.0001081978,0.0001443545,0.00001396729,0.0001401007,0.0001200363,0.08092123,0.02871517,0.8474746,0.001537253,0.04076293],"study_design_scores_gemma":[0.00005237785,0.0002053261,0.00008800218,0.00004725649,0.00002885534,0.000304495,0.00004038204,0.6189095,0.02476738,0.2790709,0.07645313,0.00003237901],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00617199,0.0001754127,0.9822466,0.0001642714,0.00003712526,0.0000597278,0.00005368302,0.0006622931,0.01042892],"genre_scores_gemma":[0.3444966,0.0004749866,0.6443714,0.0002845397,0.0000649632,0.0002850428,0.0001356389,0.0002748508,0.009611956],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.005491933,"threshold_uncertainty_score":0.01837236,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2008284187","doi":"10.1109/tcad.2008.2006144","title":"Functionally Linear Decomposition and Synthesis of Logic Circuits for FPGAs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"XOR gate; Logic synthesis; Logic optimization; Computer science; Logic family; Scalability; Logic gate; Lookup table; Set (abstract data type); Gaussian elimination; Sequential logic; Algorithm; Binary decision diagram; Electronic circuit; Parallel computing; Gaussian; Programming language; Engineering; Electrical engineering","authors":[{"name":"Tomasz Czajkowski","is_ca":true},{"name":"Stephen D. Brown","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.07307298586878275,"gpt":0.2814145922781006,"spread":0.2083416064093178,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002978156,0.0005365668,0.0002404413,0.0005794877,0.0002322356,0.0004534495,0.0003898727,0.0002154018,0.003167001],"category_scores_gemma":[0.0005478215,0.0002367962,0.000505593,0.0003352012,0.0003551722,0.0005541523,0.0003238518,0.0004699758,0.0007113222],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006258687,"about_ca_system_score_gemma":0.0005922884,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001303329,"about_ca_topic_score_gemma":0.00256887,"domain_scores_codex":[0.9997206,0.00006587049,0.00001975694,0.000044293,0.000114553,0.00003486392],"domain_scores_gemma":[0.999824,0.00007771234,0.00001850412,0.00003139623,0.00004177802,0.000006601902],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0001785987,0.00006147548,0.0005434992,0.0004601419,0.00003914769,0.0002033355,0.0001400833,0.2064009,0.1455568,0.142627,0.003697467,0.5000916],"study_design_scores_gemma":[0.00008547273,0.0004145253,0.0004777754,0.0001154485,0.00006396297,0.0003640708,0.00008188114,0.7399421,0.1309047,0.07636365,0.05115141,0.00003505119],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01539679,0.0003811945,0.9757254,0.0000789465,0.00003046607,0.00004870265,0.00006750663,0.0008969727,0.007374125],"genre_scores_gemma":[0.2522261,0.0005821862,0.7417901,0.0001283948,0.00003574672,0.0001129064,0.0003233036,0.0001730277,0.004628346],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003167001,"threshold_uncertainty_score":0.01059467,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2130056453","doi":"10.1109/43.838996","title":"Time-domain thermal noise simulation of switched capacitor circuits and delta-sigma modulators","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Waveform; Time domain; Noise (video); Electronic engineering; Computer science; Delta-sigma modulation; Electronic circuit; Algorithm; Computation; Dither; White noise; Noise generator; Control theory (sociology); Noise shaping; Engineering; Electrical engineering; Telecommunications","authors":[{"name":"Y. Dong","is_ca":true},{"name":"A. Opal","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0178501335143002,"gpt":0.2029002222483071,"spread":0.1850500887340069,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002865037,0.0003018484,0.0002970455,0.0002595596,0.0002712115,0.0003583946,0.0005145731,0.0006646807,0.001837626],"category_scores_gemma":[0.001222329,0.0001976863,0.0002950609,0.0002858993,0.0002975398,0.0005258695,0.0002192994,0.0003297161,0.0002005109],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000628603,"about_ca_system_score_gemma":0.0005786844,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00366747,"about_ca_topic_score_gemma":0.002546719,"domain_scores_codex":[0.9998406,0.00003579663,0.000006051435,0.00001414999,0.00008592965,0.00001738466],"domain_scores_gemma":[0.9996423,0.0002352305,0.00002424839,0.00002499291,0.0000611238,0.0000122416],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002550917,0.000009828249,0.0001849111,0.00001761235,0.000005963039,0.00002937292,0.00002774569,0.9866093,0.004028948,0.003882395,0.0001190663,0.005059379],"study_design_scores_gemma":[0.000001801876,0.000004208965,0.00002115385,8.743751e-7,8.764532e-7,0.000004321972,0.000002150125,0.998369,0.001096065,0.0003305161,0.0001678194,0.000001119873],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1003407,0.0001781385,0.8906889,0.0001010608,0.00003806311,0.00006011077,0.00008918771,0.0008657656,0.007637958],"genre_scores_gemma":[0.8454623,0.000224704,0.1484408,0.00006473795,0.00001548212,0.0001491215,0.0001239268,0.0001314387,0.005387472],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00366747,"threshold_uncertainty_score":0.007292271,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4312889722","doi":"10.1109/tcad.2022.3226668","title":"Bulls-Eye: Active Few-Shot Learning Guided Logic Synthesis","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"National Science Foundation","keywords":"Shot (pellet); Computer science; Artificial intelligence; Materials science","authors":[{"name":"Animesh Basak Chowdhury","is_ca":false},{"name":"Benjamin Tan","is_ca":true},{"name":"Ryan M. Carey","is_ca":false},{"name":"Tushit Jain","is_ca":false},{"name":"Ramesh Karri","is_ca":false},{"name":"Siddharth Garg","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0656011685826022,"gpt":0.2561631510089744,"spread":0.1905619824263722,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001177973,0.001152705,0.001108145,0.0007348179,0.0004230383,0.000977647,0.002261682,0.00155318,0.004478726],"category_scores_gemma":[0.002374873,0.0006533991,0.0007506987,0.0004485013,0.0009926145,0.001454365,0.001182299,0.001579923,0.0009728164],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001029673,"about_ca_system_score_gemma":0.001099829,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.004746696,"about_ca_topic_score_gemma":0.01041305,"domain_scores_codex":[0.9994728,0.0001109573,0.00002327395,0.0001843143,0.0001587031,0.00005003097],"domain_scores_gemma":[0.9989265,0.0007047715,0.00005667898,0.0001580262,0.0001056357,0.00004836623],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004615116,0.0002194259,0.0007948345,0.0002141902,0.00009360426,0.0001708347,0.0001609882,0.6361076,0.02254768,0.009817883,0.00620749,0.323204],"study_design_scores_gemma":[0.00001311722,0.00002740331,0.00003500711,0.000003994726,0.000005338076,0.00001208384,0.000005822178,0.9919822,0.003746028,0.003557437,0.0006063896,0.000005239213],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02697556,0.0005412998,0.9604383,0.0001814963,0.00006256613,0.00007962622,0.0001592557,0.007743711,0.003818246],"genre_scores_gemma":[0.5043185,0.0002091232,0.484809,0.0006003267,0.00004529445,0.0001689533,0.0009250309,0.001139069,0.007784785],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004746696,"threshold_uncertainty_score":0.01498282,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2123198997","doi":"10.1109/tcad.2009.2023198","title":"Real-Time Lossless Compression for Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Lossless compression; Computer science; Lossy compression; Observability; Background debug mode interface; Embedded system; Metric (unit); Data compression; Computer engineering; Algorithm; Programming language; Engineering; Operating system; Mathematics","authors":[{"name":"Ehab Alfons Anis Daoud","is_ca":true},{"name":"Nicola Nicolici","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0366892651194447,"gpt":0.2515563162290844,"spread":0.2148670511096397,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005411612,0.00056154,0.0002454521,0.0006275435,0.0002198232,0.0006877663,0.0006001238,0.0004653239,0.002879527],"category_scores_gemma":[0.001945887,0.0001637458,0.0001324396,0.000539937,0.0004434963,0.000974036,0.0004343474,0.0004779852,0.0005715657],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006066464,"about_ca_system_score_gemma":0.0002595012,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004408594,"about_ca_topic_score_gemma":0.0006721113,"domain_scores_codex":[0.9995689,0.00008738988,0.00001896185,0.00004488276,0.000254455,0.00002545561],"domain_scores_gemma":[0.9990973,0.0004273065,0.0001003427,0.0001874308,0.0001616917,0.00002587671],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.001380797,0.0001242616,0.001731903,0.000224355,0.00003710823,0.0003249651,0.000199267,0.05439943,0.3094888,0.02209615,0.007025343,0.6029676],"study_design_scores_gemma":[0.00005759412,0.0003291636,0.001197523,0.00003521474,0.00002208144,0.0005617516,0.0000413354,0.7125014,0.2690595,0.006190514,0.009974707,0.00002926825],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.07309017,0.001416305,0.9161091,0.0004751648,0.0001144834,0.0001132595,0.0001351514,0.003596309,0.00495],"genre_scores_gemma":[0.6808205,0.0007001931,0.312539,0.0002230498,0.000104929,0.0001135507,0.0002583858,0.0002386404,0.005001733],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.002879527,"threshold_uncertainty_score":0.009633005,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2529958663","doi":"10.1109/tcad.2017.2681075","title":"FALCON: Feature Driven Selective Classification for Energy-Efficient Image Recognition","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Defense Advanced Research Projects Agency; Microelectronics Advanced Research Corporation; Canadian Institute for Advanced Research; Intel Corporation; Semiconductor Research Corporation; National Science Foundation","keywords":"Computer science; Classifier (UML); Artificial intelligence; Scalability; Pattern recognition (psychology); Machine learning; Contextual image classification; Modular design; AdaBoost; Data mining; Image (mathematics); Database","authors":[{"name":"Priyadarshini Panda","is_ca":false},{"name":"Aayush Ankit","is_ca":false},{"name":"Parami Wijesinghe","is_ca":false},{"name":"Kaushik Roy","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05555985660566954,"gpt":0.2549462936519125,"spread":0.199386437046243,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002921576,0.0005604524,0.0003974741,0.0004028685,0.0002642862,0.0005707086,0.001936032,0.0005514465,0.003196994],"category_scores_gemma":[0.0007988704,0.0002194082,0.0003486847,0.0005547868,0.0002871789,0.001257727,0.0005727734,0.0006517302,0.001030279],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006578596,"about_ca_system_score_gemma":0.0006942823,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002877326,"about_ca_topic_score_gemma":0.006187181,"domain_scores_codex":[0.9997821,0.000022792,0.00001016908,0.00005361357,0.00009298848,0.00003833669],"domain_scores_gemma":[0.9997287,0.00007745908,0.00002665708,0.00006428121,0.00008513295,0.00001773446],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004447619,0.0004485389,0.00344141,0.0003602129,0.0001524343,0.0003384035,0.0001253517,0.1345603,0.1386008,0.01619048,0.04775931,0.6575781],"study_design_scores_gemma":[0.00003553664,0.0001536544,0.0008182588,0.00001285851,0.00002746287,0.0001496604,0.00002535636,0.9316602,0.04870686,0.007386313,0.01100127,0.00002260836],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08861797,0.001037571,0.8813393,0.0004873954,0.0002267438,0.0001894046,0.0006343533,0.01863003,0.00883727],"genre_scores_gemma":[0.6715219,0.0004342538,0.3166202,0.0006749346,0.00006778421,0.0004005771,0.001736914,0.0007407928,0.007802529],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003196994,"threshold_uncertainty_score":0.01069498,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109356829","doi":"10.1109/tcad.2005.852680","title":"Fast detection of data retention faults and other SRAM cell open defects","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Nortel (Canada); University of British Columbia","funders":"Université de Bordeaux; Université de Montpellier; University of British Columbia","keywords":"Static random-access memory; Computer science; Spice; Data retention; Reduction (mathematics); Embedded system; Power (physics); Random access memory; Random access; Computer hardware; Electronic engineering; Engineering","authors":[{"name":"Josh Yang","is_ca":true},{"name":"Baosheng Wang","is_ca":true},{"name":"Yuejian Wu","is_ca":true},{"name":"A. Ivanov","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.08542952895031618,"gpt":0.2688877256924608,"spread":0.1834581967421446,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001816038,0.0002713504,0.0002562545,0.0005985256,0.000136755,0.0002539774,0.0004234885,0.0004702229,0.0008124901],"category_scores_gemma":[0.001507862,0.0001406595,0.000178661,0.0002258916,0.0002240668,0.0005199047,0.0002885668,0.0002504206,0.000205087],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001514739,"about_ca_system_score_gemma":0.0001838894,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001726292,"about_ca_topic_score_gemma":0.0005879937,"domain_scores_codex":[0.9997935,0.00002322842,0.0000100247,0.00003048755,0.0001242486,0.0000186248],"domain_scores_gemma":[0.9987803,0.0005819275,0.000231785,0.000151731,0.0002151189,0.00003911182],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003724246,0.00008326805,0.008933303,0.0001800424,0.00002577911,0.0007893753,0.0001298109,0.006614895,0.6573115,0.002139437,0.0006603512,0.3227598],"study_design_scores_gemma":[0.00005445103,0.00106117,0.0123431,0.00002195992,0.00003508609,0.004354405,0.0000730532,0.0840193,0.8925027,0.001748149,0.003749465,0.0000370835],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6576189,0.001156677,0.3355449,0.0001900975,0.00006755882,0.00005309215,0.0001485531,0.002292081,0.0029281],"genre_scores_gemma":[0.9513551,0.0001574365,0.04707857,0.00005482577,0.00001635768,0.00002215546,0.00009199943,0.00002753707,0.001196012],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.0008124901,"threshold_uncertainty_score":0.002718091,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2616807090","doi":"10.1109/tcad.2017.2705123","title":"MCXplore: Automating the Validation Process of DRAM Memory Controller Designs","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Correctness; Construct (python library); Set (abstract data type); Dram; Model checking; Process (computing); Programming language; Regression testing; Software engineering; Reliability engineering; Embedded system; Software; Computer hardware; Software development; Engineering","authors":[{"name":"Mohamed Hassan","is_ca":true},{"name":"Hiren Patel","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.08582618862246036,"gpt":0.3059920161716072,"spread":0.2201658275491468,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005754217,0.001752458,0.0008202291,0.001838674,0.0007119512,0.002058915,0.003425674,0.001495564,0.007552626],"category_scores_gemma":[0.02142581,0.001204642,0.001721956,0.0004455171,0.001582716,0.002850201,0.003057526,0.002011432,0.001538778],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001647342,"about_ca_system_score_gemma":0.003920492,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.005482066,"about_ca_topic_score_gemma":0.006442701,"domain_scores_codex":[0.9937772,0.002392313,0.0003395942,0.0008403666,0.00219986,0.0004506678],"domain_scores_gemma":[0.9879346,0.005746146,0.001084181,0.003781647,0.001306295,0.0001470834],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0006963651,0.0004276676,0.01070981,0.001413404,0.000394137,0.001112947,0.0008773078,0.3601289,0.0792243,0.06458023,0.03544682,0.4449881],"study_design_scores_gemma":[0.0001631994,0.0001678754,0.001017788,0.0002554266,0.0000645922,0.0004298795,0.00006923435,0.8563004,0.09323937,0.01833343,0.02987051,0.00008838833],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01890556,0.0003054227,0.9150195,0.0002424677,0.00005926023,0.0003147286,0.0006854057,0.06159793,0.002869672],"genre_scores_gemma":[0.2426884,0.0003031368,0.7439039,0.0003812837,0.00003773597,0.0005654644,0.002270581,0.00679798,0.003051611],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.007552626,"threshold_uncertainty_score":0.03043157,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118049955","doi":"10.1109/tcad.2009.2013270","title":"Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Voltage; Computer science; Chip; Partition (number theory); Power (physics); Heuristic; Reduction (mathematics); Table (database); Embedded system; Engineering; Electrical engineering; Mathematics; Data mining; Artificial intelligence","authors":[{"name":"Dipanjan Sengupta","is_ca":true},{"name":"R.A. Saleh","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01755627888906142,"gpt":0.2115064228087039,"spread":0.1939501439196425,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003168904,0.0005121917,0.0002689465,0.000432073,0.0002962561,0.0003366924,0.0008069559,0.0002561249,0.001178652],"category_scores_gemma":[0.0008246205,0.0002054198,0.0003253121,0.0005016329,0.0002458725,0.0004332183,0.0003548884,0.0005104294,0.0001936835],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004670025,"about_ca_system_score_gemma":0.0007556861,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001462754,"about_ca_topic_score_gemma":0.003899663,"domain_scores_codex":[0.9997312,0.0001081618,0.00001182076,0.00002721271,0.00009279303,0.00002876958],"domain_scores_gemma":[0.9996117,0.0001968516,0.00004028901,0.00005758221,0.00007553426,0.00001813882],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001119453,0.000140944,0.001242889,0.000254011,0.00004397591,0.000117762,0.0001344434,0.7509147,0.0487066,0.0131829,0.002231556,0.1829182],"study_design_scores_gemma":[0.00001279023,0.0001065436,0.0003858486,0.000008883417,0.00001473071,0.00006322304,0.00001791753,0.9786465,0.01213156,0.005738425,0.002865495,0.000008207752],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.05100055,0.0004507281,0.9436655,0.0001292584,0.00002513595,0.00011781,0.00004315037,0.0008452611,0.00372255],"genre_scores_gemma":[0.5159717,0.0003616943,0.4810348,0.0001223387,0.00002708123,0.0002585605,0.000202657,0.0002017973,0.001819485],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.001462754,"threshold_uncertainty_score":0.003942966,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2012999122","doi":"10.1109/tcad.2007.891362","title":"FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Boolean satisfiability problem; Computer architecture; Boolean function; Logic block; Flexibility (engineering); Block (permutation group theory); Architecture; Logic synthesis; Programmable logic device; Parallel computing; Embedded system; Computer engineering; Theoretical computer science; Algorithm; Logic gate; Mathematics","authors":[{"name":"Andrew C. Ling","is_ca":true},{"name":"Deshanand P. Singh","is_ca":true},{"name":"S.D.M. Brown","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05594715363241539,"gpt":0.2714210374558089,"spread":0.2154738838233935,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006092225,0.0006762887,0.000325997,0.0008765888,0.0004218004,0.00062128,0.0006935198,0.0003307075,0.004418982],"category_scores_gemma":[0.001955023,0.0002769885,0.0005461747,0.0004633543,0.0004077445,0.0009213437,0.0004516226,0.0005763029,0.0004747355],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007628037,"about_ca_system_score_gemma":0.000792686,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001609672,"about_ca_topic_score_gemma":0.002992746,"domain_scores_codex":[0.999311,0.0002158867,0.00003782357,0.000075549,0.0002994548,0.0000602151],"domain_scores_gemma":[0.9992411,0.0003991794,0.0000801401,0.0001134372,0.0001521851,0.00001382974],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003251648,0.000194115,0.002147978,0.0003943928,0.00009407211,0.0002833278,0.0001470243,0.2666647,0.1425391,0.03325573,0.003370448,0.550584],"study_design_scores_gemma":[0.0001217835,0.0003839865,0.0008470681,0.00004287919,0.00005378952,0.0002705341,0.00009352002,0.8527075,0.122734,0.01494089,0.007775478,0.00002862612],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06483074,0.000205291,0.9241163,0.0001706953,0.00003302909,0.0001473877,0.00009558122,0.001602451,0.008798498],"genre_scores_gemma":[0.4497859,0.0001528334,0.5470527,0.00008490566,0.00001546781,0.0001118591,0.0002642878,0.0002682697,0.002263843],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004418982,"threshold_uncertainty_score":0.01478291,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}