{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":232,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":232,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"5ac9c1114ec6","filters":{"venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}},"results":[{"id":"W2113645429","doi":"10.1109/tvlsi.2004.824300","title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":416,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Parallel computing; Benchmark (surveying); Cluster (spacecraft); Cluster analysis; Context (archaeology); Logic block; Logic synthesis; Logic gate; Algorithm; Computer hardware; Artificial intelligence","authors":[{"name":"Elias Ahmed","is_ca":true},{"name":"Jonathan Rose","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.00342918692884033,"gpt":0.1893602428445608,"spread":0.1859310559157205,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006501721,0.0005558931,0.0003501532,0.0005168171,0.0002432788,0.0005361445,0.000712792,0.0003392486,0.002225998],"category_scores_gemma":[0.006022823,0.0002937885,0.0001868253,0.0006499689,0.0002691572,0.001444104,0.0003852491,0.0003407165,0.0003443077],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005585931,"about_ca_system_score_gemma":0.000365062,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001347016,"about_ca_topic_score_gemma":0.003155575,"domain_scores_codex":[0.9993624,0.000113394,0.00005825949,0.0001256023,0.0002056508,0.0001347648],"domain_scores_gemma":[0.9939262,0.004011982,0.0006056342,0.0006696108,0.000642462,0.0001442332],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001642186,0.0003859536,0.03899241,0.0009728523,0.0001671275,0.0008246576,0.0003227295,0.4216937,0.3482884,0.005243535,0.002834004,0.1786325],"study_design_scores_gemma":[0.0001365372,0.004761676,0.06751497,0.00008978478,0.000256625,0.001106219,0.0003246289,0.3394176,0.5778132,0.002734896,0.00572387,0.000119864],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9775043,0.001045542,0.01603705,0.000240615,0.00004982096,0.00003362466,0.0002384276,0.0007409513,0.004109538],"genre_scores_gemma":[0.9895501,0.0002641388,0.009074811,0.00006248612,0.00001436231,0.00001770311,0.0002247762,0.00009688013,0.0006948473],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.002225998,"threshold_uncertainty_score":0.007446706,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2578985517","doi":"10.1109/tvlsi.2016.2643639","title":"Design of Power and Area Efficient Approximate Multipliers","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":393,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Multiplier (economics); Approximation error; Lagrange multiplier; Approximation algorithm; Approximation theory; Computer science; Mathematics; Stochastic computing; Mathematical optimization; Algorithm; Arithmetic; Computation","authors":[{"name":"Seok‐Bum Ko","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01452232133591159,"gpt":0.2168836869960683,"spread":0.2023613656601568,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002920275,0.0004430168,0.0003795405,0.0003233643,0.0002719419,0.0007044641,0.0008049185,0.0003485634,0.001552455],"category_scores_gemma":[0.0009305944,0.0002633975,0.0002479599,0.0004354429,0.0002083288,0.0007331707,0.0003114892,0.0003897833,0.0003854037],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003939235,"about_ca_system_score_gemma":0.000664209,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000432721,"about_ca_topic_score_gemma":0.0009342426,"domain_scores_codex":[0.9997346,0.00004829939,0.00002024296,0.00004036635,0.0001274548,0.00002905649],"domain_scores_gemma":[0.9997073,0.00006353028,0.00006492562,0.00004569656,0.0001073246,0.00001110639],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004419438,0.00008862367,0.001799809,0.0003956274,0.0001427453,0.0002964103,0.0001777326,0.3719201,0.1957186,0.0649531,0.003384263,0.3606811],"study_design_scores_gemma":[0.0000435269,0.0003963323,0.0004827655,0.00003178473,0.00005520007,0.0004543027,0.00003589184,0.9311937,0.0458198,0.00726707,0.01419998,0.00001959579],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.04010787,0.0006673459,0.9550762,0.00009280356,0.00004542362,0.00007662521,0.00005494099,0.000338678,0.003540066],"genre_scores_gemma":[0.5453699,0.0006768301,0.4497095,0.00009391458,0.00004560909,0.0001510206,0.0001081068,0.00003409655,0.003810989],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.001552455,"threshold_uncertainty_score":0.005193532,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2145787620","doi":"10.1109/tvlsi.2003.819320","title":"A model for battery lifetime analysis for organizing applications on a pocket computer","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Battery Technologies Research","field":"Engineering","cited_by":213,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Battery (electricity); Maximization; Computer science; Computation; Lithium-ion battery; Simulation; Reliability engineering; Automotive engineering; Engineering; Power (physics); Algorithm","authors":[{"name":"Daler Rakhmatov","is_ca":true},{"name":"Sarma Vrudhula","is_ca":false},{"name":"Deborah A. Wallach","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02406220966830701,"gpt":0.2673917669405593,"spread":0.2433295572722523,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003037477,0.0006814195,0.0006205663,0.000606277,0.0006352584,0.0009522575,0.001909935,0.001586843,0.01200058],"category_scores_gemma":[0.001599283,0.0003567697,0.0007383005,0.0008228927,0.0004342566,0.001787065,0.0006024888,0.001214215,0.00262379],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001065873,"about_ca_system_score_gemma":0.0008961949,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.01091067,"about_ca_topic_score_gemma":0.008175988,"domain_scores_codex":[0.9997787,0.00004105549,0.0000130422,0.00004172182,0.0000820056,0.00004353985],"domain_scores_gemma":[0.9996642,0.000142299,0.00003001304,0.00003319898,0.0001120789,0.00001819867],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004901472,0.00003773763,0.0004319839,0.00008358672,0.00001266886,0.0001421268,0.00008781511,0.9455175,0.003503603,0.03368945,0.003196327,0.013248],"study_design_scores_gemma":[0.000005887025,0.00001537968,0.000105913,0.00000685211,0.000006283582,0.00003824491,0.00001200049,0.9920714,0.0002365703,0.005332029,0.002163591,0.000005753834],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02314223,0.0008987754,0.947555,0.0008194044,0.0001107797,0.0001474279,0.0007309375,0.0009090152,0.0256865],"genre_scores_gemma":[0.8237292,0.002554993,0.1005025,0.0004919098,0.0001893855,0.001109745,0.0008786308,0.0004536212,0.07008995],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01200058,"threshold_uncertainty_score":0.04014599,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2158959564","doi":"10.1109/tvlsi.2003.810787","title":"A digitally programmable delay element: design and analysis","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":168,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Delay calculation; Group delay and phase delay; Elmore delay; Delay-locked loop; Computer science; Electronic engineering; Propagation delay; Digital delay line; Electronic circuit; Static timing analysis; Delay line oscillator; Control theory (sociology); Engineering; Electrical engineering; Digital signal processing; Digital signal; Telecommunications; Phase-locked loop; Control (management)","authors":[{"name":"Mohammad Maymandi‐Nejad","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01251244688518255,"gpt":0.2259897415152469,"spread":0.2134772946300644,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002572158,0.0003939243,0.0003173644,0.0003819591,0.0002344161,0.0009389114,0.000848316,0.0008979758,0.002255433],"category_scores_gemma":[0.0005954723,0.0002648745,0.0002546294,0.0004629439,0.0003540588,0.0009384798,0.0002544008,0.0005490158,0.0009778654],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007808477,"about_ca_system_score_gemma":0.0005399586,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007402107,"about_ca_topic_score_gemma":0.0006760181,"domain_scores_codex":[0.9997767,0.00002524073,0.000009374166,0.00004735418,0.0001247143,0.00001672972],"domain_scores_gemma":[0.9998154,0.00005531259,0.0000295798,0.00001696043,0.00007395264,0.000008931717],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001431878,0.00009315905,0.001475402,0.001238113,0.00009962656,0.0003876222,0.0002621283,0.1368989,0.3006016,0.2180906,0.004438785,0.336271],"study_design_scores_gemma":[0.00005713,0.000593262,0.0008661016,0.0001674866,0.00008683665,0.001649808,0.00007010551,0.742708,0.11133,0.02103831,0.121365,0.0000678912],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007266538,0.00286988,0.9816969,0.000217951,0.0001004132,0.000121757,0.00005354492,0.0004020596,0.007270784],"genre_scores_gemma":[0.3946652,0.006411182,0.5801549,0.0002417857,0.0001732676,0.0004083326,0.0002008839,0.0001134787,0.017631],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002255433,"threshold_uncertainty_score":0.007545173,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2000956074","doi":"10.1109/tvlsi.2012.2232321","title":"Efficient VLSI Implementation of Neural Networks With Hyperbolic Tangent Activation Function","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Neural Networks and Applications","field":"Computer Science","cited_by":160,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Hyperbolic function; Activation function; Sigmoid function; Artificial neural network; Very-large-scale integration; Tangent; Nonlinear system; Computer science; Adder; Function (biology); Transfer function; Function approximation; Inverse trigonometric functions; Algorithm; Mathematics; Topology (electrical circuits); Mathematical analysis; Artificial intelligence; Engineering; Telecommunications","authors":[{"name":"Babak Zamanlooy","is_ca":true},{"name":"Mitra Mirhassani","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.009279577385021536,"gpt":0.2313607662454921,"spread":0.2220811888604706,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001818623,0.0003530104,0.0002135798,0.0002799845,0.0002320514,0.0005078442,0.0008396359,0.0003376517,0.002708652],"category_scores_gemma":[0.0004344886,0.0001613764,0.0001905116,0.0003478661,0.0001643535,0.0005927396,0.0002462915,0.0003402957,0.0006777905],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004169646,"about_ca_system_score_gemma":0.0005156693,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001451474,"about_ca_topic_score_gemma":0.002608428,"domain_scores_codex":[0.9998512,0.00002600334,0.00001472044,0.00002127779,0.00006396685,0.00002263415],"domain_scores_gemma":[0.9998705,0.00003019348,0.0000123799,0.00002206787,0.00006007229,0.000004760294],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003429908,0.0001290667,0.001177606,0.0004365328,0.0001085563,0.0003810133,0.0001503345,0.1934786,0.1570005,0.03565744,0.005830173,0.6053072],"study_design_scores_gemma":[0.00003914447,0.0002280678,0.0005654804,0.00002811743,0.00003704976,0.0002337895,0.00002957991,0.9034216,0.0799214,0.004407802,0.01107099,0.00001690901],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0489722,0.0006896692,0.9388473,0.0002078776,0.0001202057,0.00006813317,0.00008683065,0.001897706,0.00911009],"genre_scores_gemma":[0.7148418,0.0004744929,0.2770849,0.0001213982,0.00003406228,0.00009969919,0.0002182408,0.00004941129,0.007076079],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.002708652,"threshold_uncertainty_score":0.009061337,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2980235527","doi":"10.1109/tvlsi.2019.2940943","title":"Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":147,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"MNIST database; Computer science; Artificial neural network; Convolutional neural network; Noise (video); Multiplication (music); Artificial intelligence; Efficient energy use; Computer engineering; Deep neural networks; Machine learning; Algorithm; Mathematics","authors":[{"name":"Mohammad Saeed Ansari","is_ca":true},{"name":"Vojtěch Mrázek","is_ca":false},{"name":"B.F. Cockburn","is_ca":true},{"name":"Lukáš Sekanina","is_ca":false},{"name":"Zdeněk Vašíček","is_ca":false},{"name":"Jie Han","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.009042114404894398,"gpt":0.2074460499332867,"spread":0.1984039355283924,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007419081,0.0006294337,0.0003849818,0.0004373832,0.0001962734,0.0007570859,0.0006143773,0.0004262355,0.001309431],"category_scores_gemma":[0.003915728,0.0002265266,0.0002490275,0.0004630642,0.0003350137,0.001068939,0.000388831,0.0005961984,0.0003729929],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004714992,"about_ca_system_score_gemma":0.0005194895,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001421924,"about_ca_topic_score_gemma":0.00190157,"domain_scores_codex":[0.999501,0.0001021028,0.00003960258,0.00008421329,0.0002184837,0.00005460363],"domain_scores_gemma":[0.9990098,0.0004850173,0.0001415471,0.0001458929,0.0002029059,0.00001473834],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003673576,0.00008635664,0.003602652,0.000306313,0.00007526343,0.0001450302,0.00007230508,0.5915998,0.05351936,0.01225437,0.001317664,0.3366536],"study_design_scores_gemma":[0.000016245,0.0001853894,0.0008760665,0.0000239328,0.00002335544,0.00007603942,0.00001726393,0.9720492,0.02184016,0.002890647,0.00199216,0.000009405941],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.283003,0.001936209,0.7033298,0.0004618795,0.000191936,0.00005403818,0.0001227112,0.001563801,0.009336649],"genre_scores_gemma":[0.8188354,0.0005153235,0.1788036,0.00006733969,0.00002969632,0.00004466227,0.00009530757,0.00005797514,0.001550743],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001421924,"threshold_uncertainty_score":0.004380465,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1978112103","doi":"10.1109/tvlsi.2014.2334642","title":"A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design Technique","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":140,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Low-noise amplifier; Wideband; Electrical engineering; Amplifier; Electronic engineering; Noise figure; Bandwidth (computing); Integrated circuit design; Biasing; Physics; Computer science; Voltage; Engineering; Telecommunications","authors":[{"name":"Mahdi Parvizi","is_ca":true},{"name":"Karim Allidina","is_ca":true},{"name":"Mourad N. El-Gamal","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01107317284142998,"gpt":0.2092329269637931,"spread":0.1981597541223631,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002088038,0.0004331355,0.0002026584,0.0003359881,0.0002932783,0.0005664452,0.0010855,0.000375936,0.002068464],"category_scores_gemma":[0.0004336815,0.0002379359,0.0003201029,0.0002172654,0.0003002446,0.0008377467,0.0003635603,0.0005553222,0.00171145],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004687877,"about_ca_system_score_gemma":0.0003991792,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003588934,"about_ca_topic_score_gemma":0.00107004,"domain_scores_codex":[0.9997009,0.00003743983,0.00001654957,0.00007214321,0.0001547891,0.0000181334],"domain_scores_gemma":[0.9998106,0.00003395804,0.00003952187,0.00002904618,0.00007701667,0.000009797428],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00005399653,0.00002644885,0.000320293,0.0002067819,0.00003884939,0.0001012748,0.0001536601,0.003299544,0.824081,0.0234743,0.001264072,0.1469797],"study_design_scores_gemma":[0.00004757586,0.0009161021,0.001042353,0.00008684298,0.0001547025,0.00275477,0.0001267164,0.09927643,0.7536104,0.01002948,0.131906,0.00004864165],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00915525,0.0004959038,0.9811825,0.0002342546,0.00007713391,0.00006032173,0.00002966155,0.0007419364,0.008022996],"genre_scores_gemma":[0.3210406,0.001006963,0.6580241,0.0004317672,0.0001482948,0.0001609709,0.00009291094,0.0001611356,0.01893326],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.002068464,"threshold_uncertainty_score":0.006919682,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2953289753","doi":"10.1109/tvlsi.2019.2922999","title":"Optimized Schoolbook Polynomial Multiplication for Compact Lattice-Based Cryptography on FPGA","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Data Security","field":"Computer Science","cited_by":135,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Engineering and Physical Sciences Research Council; Fundamental Research Funds for the Central Universities; Government of Jiangsu Province; Six Talent Peaks Project in Jiangsu Province; Queen's University; National Natural Science Foundation of China; Queen's University Belfast","keywords":"Field-programmable gate array; Computer science; Lattice-based cryptography; Speedup; Cryptography; Multiplication (music); Throughput; Parallel computing; Computer hardware; Algorithm; Mathematics; Quantum; Quantum cryptography; Physics; Quantum information","authors":[{"name":"Weiqiang Liu","is_ca":false},{"name":"Sailong Fan","is_ca":false},{"name":"Ayesha Khalid","is_ca":false},{"name":"Ciara Rafferty","is_ca":false},{"name":"Máire O׳Neill","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01530187227589272,"gpt":0.2526773690943855,"spread":0.2373754968184928,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001466146,0.0004601383,0.000361183,0.0003761336,0.0003127237,0.0006458557,0.0005922249,0.0002426142,0.004755035],"category_scores_gemma":[0.0003270105,0.0001546843,0.0002394854,0.0005290391,0.0002207663,0.000727903,0.0003123537,0.0004081828,0.00145044],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005995958,"about_ca_system_score_gemma":0.0008221955,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006748748,"about_ca_topic_score_gemma":0.001635376,"domain_scores_codex":[0.999803,0.00003419495,0.00001212903,0.00002429808,0.00008763152,0.00003871168],"domain_scores_gemma":[0.9998405,0.00003583663,0.00002878107,0.00004064529,0.00003912997,0.00001518882],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.001288176,0.0002361517,0.001660201,0.0006719924,0.000103816,0.0005959194,0.0001356543,0.07559013,0.4353988,0.06505444,0.01560892,0.4036557],"study_design_scores_gemma":[0.00041566,0.002443718,0.002350302,0.0001124678,0.0001275038,0.001974114,0.0001184579,0.4794904,0.4053343,0.01207799,0.09543236,0.0001227698],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2889356,0.00197797,0.6603856,0.0004823558,0.0002569727,0.000316698,0.0004596578,0.004979278,0.04220583],"genre_scores_gemma":[0.675435,0.0004771183,0.3159652,0.000122442,0.00005611275,0.0001273407,0.0003949579,0.0001136113,0.007308192],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004755035,"threshold_uncertainty_score":0.01590723,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1988102072","doi":"10.1109/92.994977","title":"Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":134,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Domino logic; Domino; Cascode; CMOS; Electronic engineering; Standby power; Computer science; Logic gate; Overhead (engineering); Dynamic demand; Engineering; Reliability (semiconductor); Dynamic logic (digital electronics); Pass transistor logic; Electrical engineering; Power (physics); Voltage; Transistor; Logic synthesis; Logic family","authors":[{"name":"Mohab Anis","is_ca":true},{"name":"M.W. Allam","is_ca":false},{"name":"M.I. Elmasry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.007794041568643099,"gpt":0.1937992313350795,"spread":0.1860051897664364,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008006532,0.0002103651,0.0001222636,0.0002366017,0.0002219592,0.000320396,0.000535681,0.0001514108,0.001650675],"category_scores_gemma":[0.0002640678,0.00009682542,0.0001224996,0.0003252386,0.0001531291,0.0004349816,0.0002477827,0.00021662,0.0001894316],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003590759,"about_ca_system_score_gemma":0.0002438786,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003206389,"about_ca_topic_score_gemma":0.001828835,"domain_scores_codex":[0.9999377,0.000006687928,0.000004014604,0.00001035519,0.00003278373,0.000008458584],"domain_scores_gemma":[0.9999051,0.00001602858,0.00002360857,0.00002535909,0.00002168178,0.00000820052],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001954144,0.0000453455,0.001165717,0.0002089823,0.00002372765,0.0003302082,0.0001622006,0.02091565,0.7177634,0.05160747,0.003524044,0.2040579],"study_design_scores_gemma":[0.000176007,0.001111354,0.004240676,0.00007676637,0.0001013136,0.001782558,0.0001213961,0.3447805,0.5052413,0.04714706,0.09514417,0.00007688742],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.485646,0.003732333,0.4853985,0.0005739583,0.0002420461,0.0001553422,0.0004857203,0.001860289,0.02190582],"genre_scores_gemma":[0.8842996,0.0008366932,0.1065675,0.0001629937,0.00006481011,0.00007289966,0.0002369591,0.000123272,0.007635241],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001650675,"threshold_uncertainty_score":0.005522013,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2105551687","doi":"10.1109/tvlsi.2005.850098","title":"Global passivity enforcement algorithm for macromodels of interconnect subnetworks characterized by tabulated data","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electrostatic Discharge in Electronics","field":"Engineering","cited_by":126,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Passivity; Interconnection; Computer science; Enforcement; Transient (computer programming); Algorithm; Control theory (sociology); Electronic engineering; Engineering; Computer network; Electrical engineering; Artificial intelligence; Control (management)","authors":[{"name":"D. Saraswat","is_ca":true},{"name":"Ramachandra Achar","is_ca":true},{"name":"M. Nakhla","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01215667967682705,"gpt":0.2488577853227062,"spread":0.2367011056458792,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001680151,0.0007621733,0.000705489,0.0005986242,0.0004693298,0.0009086849,0.001281918,0.0006983392,0.003901317],"category_scores_gemma":[0.004962273,0.0004653772,0.0006442899,0.0002953942,0.0005495748,0.0009126507,0.001226245,0.001070986,0.0007907636],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004345282,"about_ca_system_score_gemma":0.0008661048,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001408843,"about_ca_topic_score_gemma":0.001489222,"domain_scores_codex":[0.9995732,0.0001165151,0.00003772858,0.00007818297,0.0001481626,0.00004618601],"domain_scores_gemma":[0.9982005,0.0007675326,0.0002342734,0.0004493185,0.0003106363,0.00003762226],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003504983,0.00005195378,0.001315934,0.0001113829,0.00006908318,0.0001961959,0.0002641855,0.713973,0.02408049,0.03031789,0.001406526,0.2278629],"study_design_scores_gemma":[0.00001139491,0.00002226576,0.00005691946,0.000006204171,0.000007048191,0.00001868532,0.00000756444,0.9901753,0.005822188,0.003070004,0.0007979092,0.000004454554],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003116848,0.000007875577,0.9961188,0.00001001466,0.000003142725,0.00001253163,0.000008658676,0.0004787337,0.0002433766],"genre_scores_gemma":[0.2793626,0.00006967301,0.7157733,0.00005503873,0.00002148837,0.0001847143,0.0002464663,0.0005122168,0.003774639],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003901317,"threshold_uncertainty_score":0.01305115,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2141825982","doi":"10.1109/tvlsi.2005.853609","title":"MOS current mode circuits: analysis, design, and variability","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":125,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Electronic circuit; Electronic engineering; CMOS; Current-mode logic; Computer science; Integrated circuit design; Circuit design; Logic gate; Integrated circuit; Engineering; Electrical engineering","authors":[{"name":"Hossam Hassan","is_ca":true},{"name":"Mohab Anis","is_ca":true},{"name":"M. Elmasry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01535185714347722,"gpt":0.2385529517374107,"spread":0.2232010945939334,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006248329,0.0004931223,0.0003398876,0.0005116194,0.000221598,0.0007609997,0.000844339,0.0005291871,0.001205883],"category_scores_gemma":[0.002514821,0.0003212295,0.0003903106,0.0006649335,0.0004940653,0.0009393289,0.000327177,0.0005061487,0.0002327399],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009406212,"about_ca_system_score_gemma":0.0004781874,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009869087,"about_ca_topic_score_gemma":0.001183932,"domain_scores_codex":[0.999363,0.0001496407,0.00002556294,0.00006777367,0.0003583294,0.00003561877],"domain_scores_gemma":[0.9989823,0.0005593314,0.0001578646,0.0001533694,0.0001368277,0.00001023041],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009094192,0.0000409855,0.003258497,0.0003753672,0.00007320027,0.0002142699,0.0001888702,0.6287996,0.03546028,0.09640419,0.0021744,0.2329193],"study_design_scores_gemma":[0.00001475957,0.0001017998,0.001008632,0.00002792516,0.00003021081,0.0002990413,0.00002225276,0.938153,0.0146818,0.03646713,0.009176993,0.00001643224],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.05994232,0.004280581,0.9241335,0.0004500228,0.00002562914,0.00007536516,0.0001639213,0.0009775293,0.009951077],"genre_scores_gemma":[0.8459319,0.002767197,0.1473894,0.0001182016,0.00008764662,0.0002185511,0.0002446816,0.000176929,0.003065529],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.001205883,"threshold_uncertainty_score":0.006824732,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2806161090","doi":"10.1109/tvlsi.2018.2834499","title":"Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review","year":2018,"lang":"en","type":"review","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Silicon Carbide Semiconductor Technologies","field":"Engineering","cited_by":120,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Airbus","keywords":"Electronics; Automotive industry; Silicon carbide; Reliability (semiconductor); Engineering physics; Aerospace; Gallium nitride; Materials science; Computer science; Electrical engineering; Systems engineering; Nanotechnology; Engineering; Aerospace engineering; Power (physics)","authors":[{"name":"Ahmad Hassan","is_ca":true},{"name":"Yvon Savaria","is_ca":true},{"name":"Mohamad Sawan","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02612958261445177,"gpt":0.2801043522608521,"spread":0.2539747696464004,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004280519,0.0009180812,0.0009570181,0.002410265,0.000320528,0.001079088,0.0007145256,0.001015124,0.004251929],"category_scores_gemma":[0.0006891463,0.0004027783,0.0004970306,0.002709284,0.0003448506,0.001584291,0.0005329219,0.00107503,0.002069275],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002844271,"about_ca_system_score_gemma":0.0008649749,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006940402,"about_ca_topic_score_gemma":0.001105897,"domain_scores_codex":[0.9997548,0.00002370878,0.00004064197,0.00004733436,0.0001140188,0.00001941878],"domain_scores_gemma":[0.9995589,0.0002042147,0.00007213062,0.00001757451,0.0001255831,0.00002168523],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0000331602,0.00009498877,0.0003006013,0.02350339,0.0000602667,0.0002053086,0.0001013999,0.0006789632,0.00596957,0.004363663,0.02018281,0.9445059],"study_design_scores_gemma":[0.000004796044,0.0001043729,0.0006328671,0.00302083,0.000106808,0.00154183,0.00007300603,0.000172301,0.002124416,0.001112662,0.9910837,0.00002226809],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"review","genre_gemma":"review","genre_scores_codex":[0.0003944433,0.9964415,0.0004422821,0.0001274512,0.0002406156,0.000009945325,0.00002731861,0.00001245461,0.002303905],"genre_scores_gemma":[0.001457928,0.9964328,0.0005327078,0.0001130852,0.0001531752,0.000009846918,0.00005061714,0.000002981714,0.00124692],"genre_candidate":"review","genre_consensus":"review","teacher_disagreement_score":0.004251929,"threshold_uncertainty_score":0.01422411,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2019828391","doi":"10.1109/tvlsi.2003.816139","title":"Low-leakage asymmetric-cell SRAM","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":105,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Sense amplifier; Degradation (telecommunications); Computer science; Electronic engineering; Transistor; Electrical engineering; Engineering; Semiconductor memory; Computer hardware; Voltage","authors":[{"name":"Navid Azizi","is_ca":true},{"name":"Farid N. Najm","is_ca":true},{"name":"Andreas Moshovos","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006963472649608291,"gpt":0.1959009477767522,"spread":0.1889374751271439,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001204272,0.0002674594,0.0003327746,0.0002427484,0.0002017676,0.0004517189,0.001482769,0.0003343615,0.00149892],"category_scores_gemma":[0.000374514,0.0001081625,0.0001663026,0.000327989,0.000208686,0.0008364449,0.0003200449,0.0002273256,0.0007347188],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001980973,"about_ca_system_score_gemma":0.0001977776,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001501535,"about_ca_topic_score_gemma":0.0003753894,"domain_scores_codex":[0.999806,0.00002109937,0.00002103095,0.00003962642,0.00008482434,0.00002750586],"domain_scores_gemma":[0.9995009,0.00004905872,0.0001254771,0.000106834,0.0001891471,0.00002865797],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004599594,0.0001193597,0.003819547,0.0002640322,0.00006915467,0.0005181314,0.0000532169,0.01105118,0.7702134,0.0191791,0.003298157,0.1909548],"study_design_scores_gemma":[0.00007301484,0.001003852,0.002134749,0.00002366023,0.0001471754,0.003476719,0.00003867297,0.1229396,0.8288373,0.006660694,0.03461483,0.00004983641],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6641563,0.003405104,0.309377,0.0003466868,0.0003088694,0.00008677881,0.0007474387,0.002579553,0.01899222],"genre_scores_gemma":[0.9398699,0.0004954421,0.05470996,0.0001847722,0.00007385034,0.00003009607,0.0003941266,0.00004993924,0.004191872],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.00149892,"threshold_uncertainty_score":0.00501436,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2169957670","doi":"10.1109/tvlsi.2009.2031651","title":"A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":104,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Western University","funders":"National Institute of Standards and Technology","keywords":"Advanced Encryption Standard; Fault injection; Encryption; Computer science; Overhead (engineering); Inverse; AES implementations; Fault detection and isolation; Embedded system; Fault (geology); Algorithm; Error detection and correction; Computer engineering; Parallel computing; Cryptography; Mathematics; Software; Artificial intelligence","authors":[{"name":"Mehran Mozaffari Kermani","is_ca":true},{"name":"Arash Reyhani-Masoleh","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01471307471530304,"gpt":0.2676813202781219,"spread":0.2529682455628188,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006324517,0.0003372924,0.0003297026,0.0006832031,0.0003667464,0.0004339812,0.000598395,0.0003819429,0.001301865],"category_scores_gemma":[0.001584163,0.0001471521,0.0002687284,0.0003282987,0.000350539,0.001009973,0.0005722127,0.0004941306,0.0002727086],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004624795,"about_ca_system_score_gemma":0.0007334198,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002701686,"about_ca_topic_score_gemma":0.0005152181,"domain_scores_codex":[0.9995767,0.00007966006,0.00003844064,0.0000677888,0.0001989764,0.00003835056],"domain_scores_gemma":[0.9987032,0.0003706999,0.0002758312,0.0003159548,0.0002798708,0.00005436227],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.002579285,0.0002835223,0.004866002,0.0003261181,0.0000771744,0.0004097578,0.0002592352,0.06889227,0.4967103,0.04010817,0.002170376,0.3833178],"study_design_scores_gemma":[0.0002739939,0.00193961,0.002545135,0.00004538695,0.00009853156,0.0008702971,0.00004556903,0.567197,0.405602,0.01338747,0.007909778,0.00008515509],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2279652,0.000276423,0.7678531,0.0001659456,0.00005595532,0.0001297583,0.00005646177,0.001501986,0.001995149],"genre_scores_gemma":[0.8156059,0.00006541749,0.1830851,0.00004384432,0.00001882293,0.00004843414,0.00005732355,0.00002290478,0.001052201],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001301865,"threshold_uncertainty_score":0.004355133,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2094621017","doi":"10.1109/tvlsi.2011.2109404","title":"Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":102,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Sigmoid function; NMOS logic; PMOS logic; Activation function; CMOS; Computer science; Electronic engineering; Artificial neural network; Voltage; Transistor; Electrical engineering; Artificial intelligence; Engineering","authors":[{"name":"Golnar Khodabandehloo","is_ca":true},{"name":"Mitra Mirhassani","is_ca":true},{"name":"Majid Ahmadi","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03233366874871141,"gpt":0.2463742559712598,"spread":0.2140405872225484,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001333595,0.0002317253,0.0001666631,0.0001240108,0.0002277834,0.0004964402,0.001061339,0.0005084196,0.003265187],"category_scores_gemma":[0.0002456572,0.0001207189,0.0001996499,0.0001682329,0.0001737296,0.0004914723,0.0002726002,0.0002947505,0.0006855021],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002749426,"about_ca_system_score_gemma":0.0002679008,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005558096,"about_ca_topic_score_gemma":0.001103963,"domain_scores_codex":[0.9998934,0.00001253298,0.000009672585,0.00002560362,0.00004043252,0.00001836508],"domain_scores_gemma":[0.9998995,0.00001679085,0.00001002695,0.00001619758,0.00004666173,0.00001087249],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004966781,0.0001830517,0.001490449,0.0006253048,0.0001083393,0.0009867059,0.0002162356,0.05995723,0.5971235,0.02755692,0.003740884,0.3075147],"study_design_scores_gemma":[0.00008995206,0.0006932688,0.001399819,0.00009037002,0.0001097615,0.001453008,0.00006047043,0.7195727,0.2412425,0.00668204,0.02855697,0.00004921821],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1205375,0.0009172362,0.8393163,0.000547753,0.000532906,0.0001294201,0.0002638829,0.002790905,0.03496414],"genre_scores_gemma":[0.8946811,0.0003263017,0.0956419,0.0002166969,0.00004202637,0.00004603622,0.00006928277,0.00002633351,0.008950359],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003265187,"threshold_uncertainty_score":0.01092321,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2122084979","doi":"10.1109/tvlsi.2008.2010941","title":"Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":99,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"St. Francis Xavier University","funders":"","keywords":"Dynamic voltage scaling; Scheduling (production processes); Computer science; Voltage; Energy consumption; Dissipation; Leakage (economics); Algorithm; Electronic engineering; Mathematical optimization; Electrical engineering; Engineering; Mathematics; Physics","authors":[{"name":"Meikang Qiu","is_ca":false},{"name":"Laurence T. Yang","is_ca":true},{"name":"Zili Shao","is_ca":false},{"name":"Edwin H.‐M. Sha","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006269244762138148,"gpt":0.2193619970504954,"spread":0.2130927522883573,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003771431,0.0006128956,0.0004109473,0.0004397832,0.0002999502,0.0005580822,0.0007966885,0.0003459542,0.001253861],"category_scores_gemma":[0.001227903,0.0001820865,0.0002918883,0.0005638876,0.0004577686,0.0007991057,0.0003435687,0.0003670935,0.0001792307],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007485592,"about_ca_system_score_gemma":0.001183123,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002215075,"about_ca_topic_score_gemma":0.004170995,"domain_scores_codex":[0.9996287,0.0000821322,0.00001920332,0.00006343296,0.0001177065,0.00008885844],"domain_scores_gemma":[0.9995041,0.0001855468,0.0001374927,0.00005488929,0.0000850691,0.0000328411],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001479358,0.0000921087,0.0006519459,0.00005080128,0.00001926422,0.00003620013,0.0000440903,0.9270701,0.01299723,0.00377083,0.0005121916,0.05460734],"study_design_scores_gemma":[0.00001793677,0.00007592599,0.0001217876,0.000002696872,0.000008070469,0.00001508982,0.00001109104,0.9928197,0.00499833,0.001595184,0.0003293586,0.000004768215],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2049631,0.0004395813,0.7880104,0.0002694987,0.00005031226,0.00006090136,0.0000517724,0.0009465872,0.005207985],"genre_scores_gemma":[0.8966778,0.0001048626,0.1017494,0.00007110649,0.00001728585,0.00003759767,0.0000354523,0.00005938071,0.001247112],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002215075,"threshold_uncertainty_score":0.005431235,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2794935685","doi":"10.1109/tvlsi.2018.2812214","title":"Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; China Scholarship Council","keywords":"Stochastic computing; Sobol sequence; Computer science; Parallel computing; Random number generation; Electronic circuit; Algorithm; Efficient energy use; Binary number; Computation; Pseudorandom number generator; Mathematics; Monte Carlo method; Arithmetic; Engineering; Statistics","authors":[{"name":"Siting Liu","is_ca":true},{"name":"Jie Han","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04107774159824099,"gpt":0.277744882069191,"spread":0.23666714047095,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002559251,0.0003902185,0.0002392549,0.0004204856,0.0001996787,0.0004985225,0.0006328477,0.0003066395,0.001762085],"category_scores_gemma":[0.0006841662,0.0001807063,0.000237008,0.0004607108,0.0002989185,0.0006925549,0.0003315503,0.0004278718,0.00041125],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000411834,"about_ca_system_score_gemma":0.0006385369,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005265727,"about_ca_topic_score_gemma":0.001173591,"domain_scores_codex":[0.999754,0.00004231464,0.00001582737,0.00004137102,0.0001151901,0.00003125685],"domain_scores_gemma":[0.9996666,0.0001113183,0.00007166321,0.00005324587,0.00008203019,0.00001528635],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003393939,0.0002033802,0.00098704,0.0005039989,0.00007233049,0.0002986088,0.0001811925,0.1788189,0.3984331,0.1099009,0.003001951,0.3072593],"study_design_scores_gemma":[0.00006771411,0.000664126,0.0004639647,0.00006199507,0.00004557362,0.0003476668,0.0000377816,0.7677568,0.1858009,0.02459698,0.02012358,0.00003279885],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.08864006,0.000608254,0.9017348,0.0002278632,0.00006565886,0.0001240648,0.00007414701,0.001249276,0.007275811],"genre_scores_gemma":[0.613987,0.0005366984,0.3815596,0.0001794886,0.00005175922,0.0001561225,0.0001497428,0.00009331101,0.003286225],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.001762085,"threshold_uncertainty_score":0.00589478,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2085540322","doi":"10.1109/tvlsi.2011.2158595","title":"Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":79,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Western University","funders":"Division of Electrical, Communications and Cyber Systems; CMC Microsystems","keywords":"Elliptic curve cryptography; Hessian matrix; Lookup table; Elliptic curve point multiplication; Multiplication (music); Elliptic curve; Binary number; Edwards curve; Mathematics; Computer science; Parallel computing; Arithmetic; Algorithm; Applied mathematics; Combinatorics; Schoof's algorithm; Pure mathematics; Encryption; Public-key cryptography","authors":[{"name":"Reza Azarderakhsh","is_ca":true},{"name":"Arash Reyhani-Masoleh","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02770676403880055,"gpt":0.2670120190335478,"spread":0.2393052549947472,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001515862,0.0003807124,0.0002672531,0.0004564638,0.0001996111,0.0004506396,0.0004809978,0.0002123532,0.003682333],"category_scores_gemma":[0.000573422,0.0001369359,0.0001541135,0.0005901867,0.000209294,0.0007528896,0.0002678329,0.000270707,0.0008641462],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004439866,"about_ca_system_score_gemma":0.0004378849,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007886693,"about_ca_topic_score_gemma":0.001632308,"domain_scores_codex":[0.9998282,0.00002593415,0.00001291109,0.00002153266,0.00008092608,0.00003051744],"domain_scores_gemma":[0.9998341,0.00004741782,0.00001966738,0.00003927488,0.00004840024,0.00001116786],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0009510251,0.0001754793,0.003106891,0.0004005417,0.00006401757,0.0007206777,0.0002860757,0.07211883,0.2306629,0.06630924,0.006720813,0.6184835],"study_design_scores_gemma":[0.0003918415,0.001411338,0.004988076,0.0001158048,0.00007269258,0.001354725,0.0002070104,0.5224419,0.4002458,0.023262,0.04541594,0.00009275665],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.565865,0.0009941229,0.403677,0.0002814175,0.0001162594,0.0001774221,0.0002670699,0.003540626,0.02508107],"genre_scores_gemma":[0.7965165,0.0004419083,0.1967576,0.00004711783,0.00002594315,0.00006324152,0.0003376413,0.00007517253,0.005734964],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.003682333,"threshold_uncertainty_score":0.01231867,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2164095419","doi":"10.1109/tvlsi.2006.878259","title":"Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":77,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Multiprocessing; Interoperability; Encoder; Computer architecture; Scheduling (production processes); Programming paradigm; Embedded system; Symmetric multiprocessor system; Operating system; Programming language","authors":[{"name":"Pierre Paulin","is_ca":true},{"name":"Chuck Pilkington","is_ca":true},{"name":"M. Langevin","is_ca":true},{"name":"Essaid Bensoudane","is_ca":true},{"name":"D. Lyonnard","is_ca":true},{"name":"Olivier Benny","is_ca":true},{"name":"Bruno Lavigueur","is_ca":true},{"name":"David Lo","is_ca":true},{"name":"Giovanni Beltrame","is_ca":true},{"name":"Vincent Gagné","is_ca":true},{"name":"Gabriela Nicolescu","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02133919429732502,"gpt":0.2389249474259229,"spread":0.2175857531285978,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005216783,0.0005854141,0.0002856337,0.0003206597,0.0003339632,0.0008273775,0.000839168,0.0004870887,0.003344507],"category_scores_gemma":[0.00097568,0.0002486541,0.0006122987,0.0003771416,0.0003606925,0.0007654694,0.0003938105,0.0008782521,0.0007599746],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005991854,"about_ca_system_score_gemma":0.00110281,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00254111,"about_ca_topic_score_gemma":0.00362787,"domain_scores_codex":[0.9996941,0.00008182368,0.00002509591,0.00003741045,0.000126969,0.00003461914],"domain_scores_gemma":[0.9996542,0.0001466912,0.00003659263,0.00004777656,0.0001015862,0.0000132517],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001168169,0.00008798968,0.0006769862,0.0002406312,0.00003835727,0.0003855882,0.0002372145,0.5888753,0.01223528,0.3362913,0.004823693,0.05599083],"study_design_scores_gemma":[0.00001872015,0.00003464269,0.00008219769,0.00001501236,0.000009278511,0.0000637331,0.00001484351,0.9564016,0.001937989,0.03064783,0.01076775,0.000006412374],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01312494,0.0002812376,0.976738,0.0002381766,0.0000577353,0.0001069523,0.0001325367,0.0007505279,0.0085699],"genre_scores_gemma":[0.2757408,0.0008991361,0.7037517,0.0001961639,0.00007542135,0.0008537378,0.0004080398,0.0003160959,0.01775886],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003344507,"threshold_uncertainty_score":0.01118851,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2159795949","doi":"10.1109/tvlsi.2008.2004592","title":"Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":77,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Network topology; Computer science; Throughput; Network on a chip; Process (computing); Logical topology; Topology (electrical circuits); Distributed computing; Embedded system; Computer network; Engineering; Wireless","authors":[{"name":"Victor Dumitriu","is_ca":true},{"name":"Gul N. Khan","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01744174013809855,"gpt":0.2473134310673228,"spread":0.2298716909292242,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005713301,0.0005332156,0.0002811125,0.001123823,0.0002941464,0.0004618508,0.0005725747,0.0002899357,0.001247873],"category_scores_gemma":[0.002684423,0.0002789518,0.0004664622,0.0007042493,0.0002828451,0.0007964464,0.0002368513,0.0003441305,0.0001825958],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006269066,"about_ca_system_score_gemma":0.0005407847,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001002065,"about_ca_topic_score_gemma":0.001065399,"domain_scores_codex":[0.9996741,0.0001022167,0.00001486648,0.00002543907,0.0001572895,0.00002610054],"domain_scores_gemma":[0.9990746,0.0004357785,0.0001242867,0.0001075436,0.0002377695,0.00002002557],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003189869,0.00001734896,0.0006296663,0.0000703308,0.00001839433,0.00007776613,0.00002821681,0.9493351,0.008104012,0.01162202,0.0003231088,0.02974213],"study_design_scores_gemma":[0.00000324791,0.00001699757,0.0001888054,0.000004088082,0.000005727205,0.00003045569,0.000006927156,0.9927149,0.002120542,0.00447316,0.0004311176,0.000003956615],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03500071,0.0002246499,0.9623461,0.00004180465,0.00001727858,0.00004484492,0.00006547551,0.0003929459,0.001866224],"genre_scores_gemma":[0.7330565,0.0006640232,0.2642598,0.00004015064,0.00004122644,0.0001754434,0.0003270685,0.0001816067,0.001254171],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001247873,"threshold_uncertainty_score":0.00454855,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3000160544","doi":"10.1109/tvlsi.2019.2961602","title":"Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":75,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"Korea Evaluation Institute of Industrial Technology","keywords":"STRIDE; Convolutional neural network; Kernel (algebra); Computer science; Speedup; Digital signal processing; Convolution (computer science); Algorithm; Computational complexity theory; Parallel computing; Field-programmable gate array; Mathematics; Artificial neural network; Artificial intelligence; Embedded system; Computer hardware; Discrete mathematics","authors":[{"name":"Juan Yépez","is_ca":true},{"name":"Seok‐Bum Ko","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0222694878945663,"gpt":0.2494657186137322,"spread":0.2271962307191659,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003529568,0.0008083193,0.0003980184,0.0005810656,0.0004586173,0.001198245,0.001364189,0.0006705642,0.00769902],"category_scores_gemma":[0.001357492,0.0005230019,0.000781614,0.0005732021,0.0004489141,0.001723034,0.00129427,0.001234322,0.003068735],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006614343,"about_ca_system_score_gemma":0.001287197,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002839821,"about_ca_topic_score_gemma":0.006027062,"domain_scores_codex":[0.9996951,0.00003676602,0.00003074727,0.00007614341,0.0001197587,0.00004152091],"domain_scores_gemma":[0.9996701,0.00005281205,0.00004220889,0.00009322882,0.0001110376,0.00003060013],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0007155465,0.0001997054,0.003577654,0.0006635349,0.0001745816,0.0005467581,0.0002938059,0.09009975,0.05936175,0.1051914,0.05057132,0.6886042],"study_design_scores_gemma":[0.0001046063,0.0002799687,0.001342938,0.00009868557,0.0000549824,0.001049447,0.0001159916,0.7488597,0.1160178,0.02674665,0.1052079,0.0001212784],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.03390134,0.0009774528,0.9501387,0.0002417768,0.0003018221,0.0001195175,0.0003526705,0.006593741,0.007372821],"genre_scores_gemma":[0.1302821,0.0006287427,0.8560444,0.000270267,0.00004463787,0.0002572328,0.001208146,0.000989628,0.01027478],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.00769902,"threshold_uncertainty_score":0.02575576,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2089389313","doi":"10.1109/tvlsi.2008.917552","title":"A Compact and Accurate Gaussian Variate Generator","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Image and Signal Denoising Methods","field":"Computer Science","cited_by":74,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Datapath; Field-programmable gate array; Algorithm; Gaussian; Computer science; Logarithm; Chip; CMOS; Block (permutation group theory); Range (aeronautics); Parallel computing; Computer hardware; Mathematics; Electronic engineering; Engineering","authors":[{"name":"Amirhossein Alimohammad","is_ca":true},{"name":"Saeed Fouladi Fard","is_ca":true},{"name":"B.F. Cockburn","is_ca":true},{"name":"Christian Schlegel","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03029089301513507,"gpt":0.2725454127132645,"spread":0.2422545196981295,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005032125,0.0005166819,0.0004342104,0.0006237946,0.0002871992,0.000691248,0.001060811,0.0004440014,0.003777001],"category_scores_gemma":[0.001265576,0.0002346046,0.0003056874,0.0006282071,0.0003732556,0.0007514249,0.0007770794,0.0006284234,0.001557367],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005599337,"about_ca_system_score_gemma":0.0006647162,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005647765,"about_ca_topic_score_gemma":0.0005548598,"domain_scores_codex":[0.9994013,0.0001163976,0.00002604186,0.0001014607,0.000294998,0.00005978417],"domain_scores_gemma":[0.9995302,0.0001259388,0.00007469489,0.00008661619,0.0001465921,0.000035946],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006413874,0.0001000534,0.002348421,0.0002958257,0.00005963053,0.0005161535,0.0002476173,0.07701063,0.2560657,0.07043804,0.01206206,0.5802145],"study_design_scores_gemma":[0.0001303201,0.0006190164,0.001111161,0.00004166103,0.000044419,0.0009750793,0.00003675686,0.7404923,0.1934098,0.01098453,0.05204305,0.0001119229],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01925331,0.0002655817,0.9708646,0.0001919763,0.00008016612,0.00009111203,0.0001786555,0.003907751,0.005166825],"genre_scores_gemma":[0.4505555,0.0002265437,0.5397534,0.0002415297,0.00008917871,0.0001691651,0.0005328769,0.0003901653,0.008041686],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003777001,"threshold_uncertainty_score":0.01263529,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3208657910","doi":"10.1109/tvlsi.2022.3153605","title":"High-Throughput and Energy-Efficient VLSI Architecture for Ordered Reliability Bits GRAND","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":70,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Decoding methods; Code word; Code (set theory); Latency (audio); Code rate; Throughput; Algorithm; Parallel computing; Computer engineering; Wireless; Telecommunications","authors":[{"name":"Syed Mohsin Abbas","is_ca":true},{"name":"Thibaud Tonnellier","is_ca":true},{"name":"Furkan Ercan","is_ca":false},{"name":"Marwan Jalaleddine","is_ca":true},{"name":"Warren J. Gross","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01031769425105502,"gpt":0.2336148887118031,"spread":0.2232971944607481,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001369584,0.0004264204,0.0002777078,0.0004717082,0.000228303,0.000557495,0.001237538,0.000312401,0.004493194],"category_scores_gemma":[0.0004194467,0.0001972572,0.0001827182,0.0003663082,0.0001586293,0.0006038509,0.0003870615,0.0003281457,0.001376735],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006103808,"about_ca_system_score_gemma":0.0006257318,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001163247,"about_ca_topic_score_gemma":0.002661158,"domain_scores_codex":[0.9998443,0.00002323735,0.00001048967,0.00003091783,0.00005860775,0.0000323714],"domain_scores_gemma":[0.9997905,0.00004595823,0.00003449684,0.00003494498,0.00007818102,0.00001597748],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0008399272,0.0002944621,0.003816049,0.0007229275,0.0001531936,0.0008590037,0.0003342861,0.04310774,0.4820821,0.03573731,0.03567896,0.396374],"study_design_scores_gemma":[0.0002951625,0.002949351,0.003536006,0.0001369426,0.0002100233,0.00118234,0.0001386812,0.5155684,0.3873327,0.009713802,0.07877779,0.0001588377],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.420263,0.003005872,0.5143121,0.0009873462,0.000421242,0.0003396354,0.000869168,0.01504264,0.04475914],"genre_scores_gemma":[0.8129275,0.0004255711,0.1709378,0.000283271,0.00007182685,0.0001402934,0.0008961518,0.0001378299,0.01417961],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.004493194,"threshold_uncertainty_score":0.01503128,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2023777102","doi":"10.1109/tvlsi.2005.863187","title":"Design and verification of SystemC transaction-level models","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Correctness; Abstract state machines; Electronic system-level design and verification; Programming language; Formal verification; Embedded system; High-level synthesis; Unified Modeling Language; Computer architecture; Finite-state machine; Software; Field-programmable gate array","authors":[{"name":"A. Habibi","is_ca":true},{"name":"Sofiène Tahar","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03567468190291152,"gpt":0.2447658100817937,"spread":0.2090911281788822,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003255526,0.0008885501,0.0006569251,0.001071568,0.0007944635,0.002898653,0.002154078,0.001700863,0.003641918],"category_scores_gemma":[0.007809076,0.000892829,0.001800198,0.0008135716,0.001854177,0.001918617,0.001490897,0.001826145,0.001040661],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.002272593,"about_ca_system_score_gemma":0.005322651,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.008644603,"about_ca_topic_score_gemma":0.007363995,"domain_scores_codex":[0.994852,0.001235169,0.0004921349,0.0006053044,0.002376411,0.0004388864],"domain_scores_gemma":[0.9938723,0.002047809,0.0005089955,0.001802181,0.001664417,0.000104355],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002404863,0.0001728968,0.00489674,0.0008472055,0.0001674846,0.00106494,0.0006875906,0.6556104,0.04608613,0.2241593,0.003824648,0.06224218],"study_design_scores_gemma":[0.00006179469,0.0001087251,0.0003502863,0.00005923946,0.00005778605,0.0001450452,0.00004338662,0.9379908,0.03267204,0.01490527,0.01357316,0.00003236895],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0242197,0.0001317345,0.9657142,0.0002311715,0.00004536924,0.0004041195,0.0005175497,0.00433803,0.004398046],"genre_scores_gemma":[0.392246,0.0002657995,0.5999899,0.0002156994,0.00003492034,0.001337136,0.001358838,0.000742577,0.003809096],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.008644603,"threshold_uncertainty_score":0.0172171,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3103728101","doi":"10.1109/tvlsi.2020.3033928","title":"Area-Efficient Nano-AES Implementation for Internet-of-Things Devices","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Datapath; Computer science; Encryption; Advanced Encryption Standard; Byte; Cryptosystem; Cryptography; Application-specific integrated circuit; Embedded system; Field-programmable gate array; Shift register; Computer hardware; Computer network","authors":[{"name":"Karim Shahbazi","is_ca":true},{"name":"Seok‐Bum Ko","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02994524984239608,"gpt":0.2884923201032786,"spread":0.2585470702608825,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001321914,0.0002970494,0.0001520294,0.0002804004,0.0002123501,0.0003620728,0.0004650475,0.0002003072,0.003259317],"category_scores_gemma":[0.0002839191,0.0001118835,0.0002043227,0.000215877,0.0001230324,0.0006964434,0.0001885927,0.0002533413,0.0009569884],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003264544,"about_ca_system_score_gemma":0.0003958575,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002810943,"about_ca_topic_score_gemma":0.0005551867,"domain_scores_codex":[0.9998384,0.00001993838,0.00001633418,0.00002390584,0.00007617488,0.00002534432],"domain_scores_gemma":[0.9998758,0.00001610963,0.00001970021,0.00003092582,0.00005088644,0.000006658267],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0008442093,0.0002129558,0.002510291,0.0004884318,0.000122831,0.0005106278,0.0001513072,0.01948465,0.6498664,0.03959129,0.01109688,0.2751201],"study_design_scores_gemma":[0.000185933,0.001103731,0.002380107,0.00005563258,0.0001027027,0.001239214,0.0001020033,0.2141744,0.7037664,0.006907386,0.06993037,0.00005207252],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2739908,0.001963637,0.6802331,0.0008113647,0.0006714375,0.0002986518,0.0003769891,0.004287564,0.03736666],"genre_scores_gemma":[0.8967363,0.0004092019,0.0942927,0.0001666327,0.00004307111,0.000102484,0.0002515623,0.00008806657,0.007909897],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003259317,"threshold_uncertainty_score":0.01090354,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2900500071","doi":"10.1109/tvlsi.2018.2877438","title":"Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":62,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"National Science Foundation","keywords":"Field-programmable gate array; Physical unclonable function; Computer science; Key generation; Embedded system; Overhead (engineering); Key (lock); Encryption; Virtex; Computer hardware; Cryptography; Advanced Encryption Standard; Algorithm; Computer network","authors":[{"name":"Mohammad Usmani","is_ca":false},{"name":"Shahrzad Keshavarz","is_ca":false},{"name":"Eric Matthews","is_ca":true},{"name":"Lesley Shannon","is_ca":true},{"name":"Russel Tessier","is_ca":false},{"name":"Daniel Holcomb","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02984465471118834,"gpt":0.2623921777810458,"spread":0.2325475230698575,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003608154,0.0003382945,0.0002656468,0.0003651184,0.0002617011,0.0004741252,0.000839236,0.0003745208,0.002270488],"category_scores_gemma":[0.0008111065,0.0001504583,0.000167793,0.0002533041,0.0004836611,0.001005262,0.0004291408,0.0003961112,0.0004892953],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004167515,"about_ca_system_score_gemma":0.0003207172,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002256518,"about_ca_topic_score_gemma":0.0004868897,"domain_scores_codex":[0.9995821,0.00009705924,0.00002690759,0.00006804294,0.000144274,0.00008152407],"domain_scores_gemma":[0.9994389,0.0001435948,0.000114696,0.0002238471,0.00006236424,0.00001653702],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0008155713,0.0001827546,0.005418128,0.0004300069,0.0001149409,0.001101412,0.0002241983,0.1067112,0.6203029,0.03374518,0.003570337,0.2273833],"study_design_scores_gemma":[0.00008088795,0.0009976281,0.002818113,0.00003926072,0.00004667152,0.001323455,0.00007182416,0.2219357,0.7544953,0.005267165,0.01286317,0.00006073685],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4560592,0.0008580113,0.5264222,0.0003777983,0.0001967296,0.0002263544,0.0002853649,0.00432886,0.01124536],"genre_scores_gemma":[0.9595802,0.0001158316,0.03872597,0.0000790744,0.000009561621,0.00004153142,0.00004707171,0.00004466395,0.001356159],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002270488,"threshold_uncertainty_score":0.007595539,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2078731783","doi":"10.1109/tvlsi.2014.2375640","title":"Scalable Elliptic Curve Cryptosystem FPGA Processor for NIST Prime Curves","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":61,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"","keywords":"NIST; Elliptic curve cryptography; Field-programmable gate array; Computer science; Elliptic curve point multiplication; Elliptic curve; Scalability; Parallel computing; Hessian form of an elliptic curve; Scalar multiplication; Schoof's algorithm; Embedded system; Arithmetic; Mathematics; Encryption; Public-key cryptography; Operating system","authors":[{"name":"K.C. Cinnati Loi","is_ca":true},{"name":"Seok‐Bum Ko","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02465452726244105,"gpt":0.2566337248512674,"spread":0.2319791975888263,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001317655,0.000389498,0.0002726283,0.0004534904,0.000282354,0.0003843804,0.000651213,0.0002230579,0.005868475],"category_scores_gemma":[0.0002695547,0.0001247301,0.0001863153,0.000376355,0.0001403332,0.0007171548,0.000318918,0.000379752,0.001408103],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000482062,"about_ca_system_score_gemma":0.0007507568,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008889557,"about_ca_topic_score_gemma":0.001200672,"domain_scores_codex":[0.9998538,0.0000133093,0.000009880781,0.00002685793,0.00006270035,0.00003331862],"domain_scores_gemma":[0.9999069,0.00001148131,0.00001095371,0.00002146596,0.00003809752,0.00001105776],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001195264,0.000243084,0.003124752,0.000507761,0.00008347737,0.001011867,0.0001465927,0.04962638,0.3530123,0.03229473,0.03236487,0.5263889],"study_design_scores_gemma":[0.0004464608,0.001616997,0.005821879,0.0001178689,0.000108417,0.002183025,0.0001184457,0.4722761,0.4095418,0.008214229,0.09945139,0.0001033503],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3526191,0.002551709,0.5689766,0.0006099979,0.0004366973,0.0004862615,0.0006574325,0.01568665,0.05797544],"genre_scores_gemma":[0.8589599,0.0004453443,0.1292929,0.0001587885,0.00007388055,0.0001349557,0.0008081606,0.00009966578,0.01002638],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.005868475,"threshold_uncertainty_score":0.01963198,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2120872844","doi":"10.1109/tvlsi.2002.808429","title":"A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Low voltage; Low-power electronics; FLOPS; Dissipation; Dual (grammatical number); Power (physics); Power–delay product; Electronic engineering; Voltage; Energy consumption; Enhanced Data Rates for GSM Evolution; Figure of merit; Electrical engineering; Computer science; Power consumption; Engineering; Telecommunications; Physics; Parallel computing; Transistor","authors":[{"name":"Wai Man Chung","is_ca":true},{"name":"Tien-Yu Lo","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01391084861325538,"gpt":0.2242007784440364,"spread":0.210289929830781,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002393231,0.0003468203,0.000276842,0.0006467217,0.0002005587,0.000431233,0.0004952106,0.0003150883,0.003151056],"category_scores_gemma":[0.001205333,0.0001074766,0.000260082,0.0004812889,0.0001457217,0.0006365278,0.0001247874,0.0001915432,0.0003027031],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003840103,"about_ca_system_score_gemma":0.0002215547,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003202778,"about_ca_topic_score_gemma":0.0006298453,"domain_scores_codex":[0.9996607,0.00005058632,0.00001893732,0.00004286753,0.0001739415,0.0000528923],"domain_scores_gemma":[0.999267,0.000375622,0.00006360692,0.00005299581,0.0002148647,0.00002579213],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.003325191,0.0002564156,0.00498736,0.001098144,0.00023009,0.0007242911,0.0001318926,0.09175462,0.4968308,0.01040411,0.002076545,0.3881804],"study_design_scores_gemma":[0.000296524,0.008115283,0.01440835,0.000100705,0.0004656548,0.00245435,0.0001680321,0.4070767,0.5414869,0.004282436,0.02106131,0.00008372749],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"methods","genre_scores_codex":[0.8976484,0.002844449,0.08363544,0.0001622176,0.0000920493,0.00006579371,0.0001894408,0.0005958629,0.01476638],"genre_scores_gemma":[0.9840895,0.0004997796,0.01244719,0.00003836243,0.00002472815,0.00002036644,0.0001911537,0.00003847425,0.00265046],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.003151056,"threshold_uncertainty_score":0.01054132,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2137663768","doi":"10.1109/tvlsi.2009.2017443","title":"Low-Power Programmable FPGA Routing Circuitry","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":51,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Sleep mode; Routing (electronic design automation); Computer science; Power analysis; Embedded system; Dynamic demand; Power (physics); Electronic engineering; Engineering; Power consumption; Cryptography","authors":[{"name":"Jason H. Anderson","is_ca":true},{"name":"Farid N. Najm","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.00788344337603655,"gpt":0.2079548589754282,"spread":0.2000714155993916,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001246191,0.0004246977,0.0001598769,0.000266006,0.0001789403,0.0005393079,0.0008628413,0.0001998945,0.003467834],"category_scores_gemma":[0.0002815411,0.0001122458,0.0002421144,0.0002513186,0.0002233107,0.0006395372,0.0001149359,0.0003057235,0.0006207144],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002473515,"about_ca_system_score_gemma":0.0002668694,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002707676,"about_ca_topic_score_gemma":0.0009937854,"domain_scores_codex":[0.9998858,0.00001293553,0.000007794038,0.0000291242,0.00004358963,0.00002079671],"domain_scores_gemma":[0.9998295,0.00004819244,0.00003925363,0.00004017147,0.00003442195,0.000008367932],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003067647,0.0001466945,0.001720085,0.0006453473,0.00007026339,0.0003335669,0.00004996209,0.06352117,0.3275479,0.04404943,0.003416692,0.5581921],"study_design_scores_gemma":[0.0002123495,0.002559512,0.003523926,0.0001137443,0.0002859741,0.002501782,0.00006374825,0.3912361,0.4845944,0.01773539,0.09710751,0.00006551642],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1983834,0.002918585,0.7566533,0.0003721271,0.0003395705,0.0001894257,0.0001978998,0.002300356,0.03864538],"genre_scores_gemma":[0.6568908,0.001956256,0.3259972,0.0002721708,0.0001218911,0.00009351599,0.0002156476,0.00008921698,0.0143633],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003467834,"threshold_uncertainty_score":0.01160103,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2145473619","doi":"10.1109/tvlsi.2007.902204","title":"Evaluation of Fully-Integrated Switching Regulators for CMOS Process Technologies","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Inductor; CMOS; Electronic engineering; Voltage regulator; Process (computing); Macro; Engineering; Voltage; Computer science; Electrical engineering","authors":[{"name":"Jaeseo Lee","is_ca":true},{"name":"G. Hatcher","is_ca":false},{"name":"Lieven Vandenberghe","is_ca":false},{"name":"Chih-Kong Ken Yang","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0221140530623207,"gpt":0.2692550045741708,"spread":0.2471409515118501,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005166885,0.0004111599,0.0004527412,0.0001548931,0.0001364586,0.0006950791,0.0006119588,0.0003197028,0.001279188],"category_scores_gemma":[0.002122659,0.0002302175,0.0002813219,0.0002726982,0.0002252146,0.0008664709,0.0002937109,0.0002282014,0.000134902],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007050353,"about_ca_system_score_gemma":0.0004828095,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006056016,"about_ca_topic_score_gemma":0.0008782533,"domain_scores_codex":[0.9992792,0.0001269535,0.00001538022,0.00007039152,0.000433478,0.00007458033],"domain_scores_gemma":[0.9992056,0.000410931,0.0001042947,0.00006103426,0.0002045348,0.00001355757],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000197902,0.0000752668,0.0009369123,0.0001970643,0.00006384448,0.000100909,0.00005695563,0.8350781,0.1118465,0.007274562,0.0003389751,0.04383292],"study_design_scores_gemma":[0.0000198339,0.0006990364,0.001107582,0.00001273598,0.00004015406,0.00007904982,0.00002692317,0.9430957,0.0513761,0.00165487,0.001872802,0.00001510074],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6466092,0.00163913,0.3372081,0.0001135132,0.00003925714,0.0001032269,0.0001803586,0.0006496858,0.01345756],"genre_scores_gemma":[0.9801478,0.0002171697,0.01858223,0.00001417581,0.000007606492,0.00002928946,0.00005239013,0.00004053077,0.0009086695],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001279188,"threshold_uncertainty_score":0.00511539,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2121169595","doi":"10.1109/tvlsi.2004.826204","title":"A low-power reduced swing global clocking methodology","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Swing; Clock network; CMOS; Power (physics); Clock gating; Electronic engineering; Computer science; Electrical engineering; Engineering; Electronic circuit; Synchronous circuit; Clock signal; Physics","authors":[{"name":"Farhad Haj Ali Asgari","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02117802753230498,"gpt":0.2565472739598578,"spread":0.2353692464275529,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001550835,0.0003077029,0.0002038135,0.0002258968,0.0001955676,0.0003248512,0.0006397213,0.0002036348,0.002239733],"category_scores_gemma":[0.0002715044,0.0001292788,0.0002269124,0.0002954919,0.0002960364,0.000623706,0.0002766557,0.0002958883,0.0003577126],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000229957,"about_ca_system_score_gemma":0.0003312328,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003665116,"about_ca_topic_score_gemma":0.000878722,"domain_scores_codex":[0.9998957,0.0000226914,0.00000410851,0.00002605042,0.00003848372,0.00001303611],"domain_scores_gemma":[0.9998878,0.00002275692,0.00001694683,0.00003987627,0.0000262127,0.000006419742],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002191893,0.00008458344,0.00107609,0.0003684645,0.00008185975,0.0003151997,0.000208207,0.1129925,0.3829507,0.05400057,0.003630929,0.4440718],"study_design_scores_gemma":[0.0001437909,0.001533726,0.001052985,0.0000517175,0.0001728488,0.0008033516,0.0000938867,0.5706968,0.342801,0.02366826,0.05893859,0.00004307437],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05903108,0.0004202867,0.9324994,0.0001335891,0.00005250588,0.0000899557,0.00007825578,0.0009072519,0.006787701],"genre_scores_gemma":[0.6131975,0.0004220624,0.3786036,0.0001346002,0.00003605097,0.00008876089,0.0001582069,0.0001609885,0.007198291],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002239733,"threshold_uncertainty_score":0.007492661,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1969775274","doi":"10.1109/tvlsi.2007.893584","title":"Segmented Virtual Ground Architecture for Low-Power Embedded SRAM","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Dynamic demand; Computer science; Dissipation; Low-power electronics; Electronic engineering; Dynamic voltage scaling; Power consumption; Power (physics); Soft error; Energy consumption; Embedded system; Engineering; Electrical engineering; Computer hardware","authors":[{"name":"Mohammad Sharifkhani","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006939423437098234,"gpt":0.2207381096543361,"spread":0.2137986862172379,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006333365,0.0002205881,0.0001359754,0.0002143984,0.0001749482,0.0002912345,0.0007194545,0.000170462,0.001545645],"category_scores_gemma":[0.000128227,0.00009143905,0.0001208773,0.0002823586,0.0002018723,0.0005202085,0.0002462415,0.0001789882,0.0002409912],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002570626,"about_ca_system_score_gemma":0.0002357718,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003468732,"about_ca_topic_score_gemma":0.00115537,"domain_scores_codex":[0.9999442,0.0000102285,0.000004288711,0.00001042961,0.00002064416,0.00001020714],"domain_scores_gemma":[0.9999063,0.00001797854,0.00001636635,0.0000269439,0.000024485,0.000007957055],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004694807,0.00009102218,0.001176577,0.000242246,0.00007672721,0.0004977447,0.0001499793,0.04138887,0.4849982,0.03219505,0.006017126,0.4326969],"study_design_scores_gemma":[0.0002106392,0.003237628,0.00296038,0.00005675915,0.0002127875,0.001734239,0.0001089972,0.4779241,0.406337,0.03670171,0.07045107,0.00006462631],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3734647,0.003245139,0.6091831,0.0002863992,0.0002231018,0.00005559416,0.0001599519,0.004114306,0.009267673],"genre_scores_gemma":[0.8978556,0.0004002663,0.09722712,0.0001242197,0.00004295478,0.00003460036,0.0001796827,0.00005425914,0.004081252],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001545645,"threshold_uncertainty_score":0.005170703,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2147506855","doi":"10.1109/tvlsi.2004.827562","title":"Design of FPGA interconnect for multilevel metallization","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":false,"ca_venue":false,"about_ca":true},"ca_institutions":"","funders":"","keywords":"Field-programmable gate array; Interconnection; Routing (electronic design automation); Computer science; Exploit; Gate array; Topology (electrical circuits); Embedded system; Arity; Engineering; Electrical engineering; Computer network","authors":[{"name":"André DeHon","is_ca":false},{"name":"Raphael Rubin","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02608449495973388,"gpt":0.2430953538035635,"spread":0.2170108588438296,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006889644,0.000165006,0.000121016,0.0002304283,0.0002074447,0.0003484044,0.0003638462,0.000176348,0.001931545],"category_scores_gemma":[0.0002175322,0.00009232547,0.0001160034,0.0001993034,0.0001129432,0.0002235414,0.0001771472,0.0001594878,0.0004005922],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000445176,"about_ca_system_score_gemma":0.0002888851,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008486083,"about_ca_topic_score_gemma":0.003456668,"domain_scores_codex":[0.9999304,0.00001200203,0.000003796967,0.00001248877,0.00002247241,0.00001877753],"domain_scores_gemma":[0.9999304,0.00001107457,0.00001470232,0.00001425683,0.00002325349,0.000006424529],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000293547,0.00008157284,0.005713023,0.0005038675,0.000101296,0.0008317446,0.0002525528,0.2470516,0.3385097,0.05696657,0.01456243,0.3351322],"study_design_scores_gemma":[0.000103068,0.0009319584,0.004443416,0.00008663088,0.00008296593,0.000819417,0.0001827226,0.7832662,0.1310716,0.01169132,0.06727706,0.00004361482],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4344103,0.001147483,0.4975041,0.0007261955,0.000170035,0.0001429619,0.00031917,0.002593549,0.06298624],"genre_scores_gemma":[0.8815921,0.000273656,0.1134695,0.00008851833,0.00002229277,0.00006299552,0.0001379544,0.00004676985,0.004306211],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001931545,"threshold_uncertainty_score":0.00646168,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2148701953","doi":"10.1109/tvlsi.2008.2001237","title":"GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":45,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Glitch; Lookup table; Field-programmable gate array; Routing (electronic design automation); Computer science; Programmable logic array; Logic synthesis; Critical path method; Retiming; Logic gate; Dynamic demand; Electronic engineering; Delay calculation; Programmable logic device; Macrocell array; Power (physics); Embedded system; Logic family; Parallel computing; Engineering; Propagation delay; Algorithm; CMOS","authors":[{"name":"Julien Lamoureux","is_ca":true},{"name":"Guy Lemieux","is_ca":true},{"name":"Steven J. E. Wilton","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01044319176882217,"gpt":0.2132663811452761,"spread":0.202823189376454,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001008532,0.0004297024,0.0002534008,0.0004582695,0.0002629596,0.0004078138,0.0005398945,0.000261959,0.002003575],"category_scores_gemma":[0.0003161736,0.0001481994,0.0002102813,0.0003958311,0.0002235834,0.0005525348,0.0002818384,0.0003019054,0.0004463873],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002539924,"about_ca_system_score_gemma":0.0002462467,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005823642,"about_ca_topic_score_gemma":0.001471327,"domain_scores_codex":[0.9998659,0.00001282372,0.000007165012,0.00002605556,0.00005996343,0.00002810635],"domain_scores_gemma":[0.999856,0.00003707632,0.00003670261,0.00003489721,0.00002774133,0.000007543432],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000497231,0.00009445297,0.001921826,0.0002137858,0.00005956551,0.0003413539,0.0001071231,0.04773973,0.2590197,0.00625083,0.002463756,0.6812907],"study_design_scores_gemma":[0.0001272401,0.001957993,0.004929902,0.00007342576,0.0001174114,0.002044787,0.00009161395,0.3806113,0.5726532,0.006105166,0.03122517,0.00006280499],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1680524,0.001212496,0.8183901,0.0001470414,0.00009185036,0.00007633698,0.00007287593,0.003007635,0.008949158],"genre_scores_gemma":[0.7590867,0.0006634571,0.2330156,0.0002396548,0.00006973466,0.00004830094,0.0001548058,0.0002012466,0.00652045],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002003575,"threshold_uncertainty_score":0.006702662,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2087866481","doi":"10.1109/tvlsi.2007.893659","title":"On Concurrent Detection of Errors in Polynomial Basis Multiplication","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"Division of Materials Research","keywords":"Parity bit; Error detection and correction; Parity (physics); Arithmetic; Multiplier (economics); Binary number; Computer science; Algorithm; Multiplication (music); Standard basis; Overhead (engineering); Mathematics; Discrete mathematics; Combinatorics","authors":[{"name":"Siavash Bayat-Sarmadi","is_ca":true},{"name":"M.A. Hasan","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01640876264141811,"gpt":0.2793068406043503,"spread":0.2628980779629322,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00222454,0.0006347919,0.000775999,0.001197642,0.0006068066,0.001341094,0.001216634,0.0007829089,0.00111544],"category_scores_gemma":[0.01935202,0.0003960505,0.0003064881,0.001206216,0.001212992,0.00414714,0.001636935,0.001143866,0.0004909561],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005670905,"about_ca_system_score_gemma":0.0007572835,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006128559,"about_ca_topic_score_gemma":0.000589238,"domain_scores_codex":[0.9951535,0.000923592,0.0002930078,0.0006136305,0.00272598,0.0002901802],"domain_scores_gemma":[0.977908,0.01179,0.002653572,0.003711801,0.003688722,0.0002479373],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.003337706,0.0004088344,0.01876222,0.0004093647,0.0001310264,0.001427998,0.0008175009,0.07899473,0.2155996,0.03156728,0.001543292,0.6470004],"study_design_scores_gemma":[0.00009502393,0.001368982,0.003598037,0.00008575073,0.0001523104,0.00334497,0.0001481004,0.5819998,0.3763277,0.02768616,0.005116515,0.00007676478],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3395452,0.001314394,0.6523246,0.0004436398,0.0001798134,0.0001016588,0.0000582077,0.001382612,0.004649929],"genre_scores_gemma":[0.8884159,0.000455591,0.1081463,0.00009953694,0.0001062915,0.00004240826,0.00008092867,0.00009015925,0.002562862],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00222454,"threshold_uncertainty_score":0.01176459,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2955242165","doi":"10.1109/tvlsi.2019.2920152","title":"An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Recurrent neural network; Stochastic computing; Energy consumption; Artificial neural network; Noise (video); Binary number; Computer engineering; Efficient energy use; Artificial intelligence; Arithmetic; Engineering","authors":[{"name":"Yidong Liu","is_ca":true},{"name":"Leibo Liu","is_ca":false},{"name":"Fabrizio Lombardi","is_ca":false},{"name":"Jie Han","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01557487133214182,"gpt":0.2586968472504028,"spread":0.2431219759182609,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002147317,0.0003162119,0.0002887094,0.0002211023,0.0002028405,0.000323275,0.0008987657,0.000335476,0.0008327723],"category_scores_gemma":[0.0004523827,0.000158668,0.0002538183,0.0002892196,0.0002203268,0.0005289451,0.0002625603,0.0003371011,0.0002334343],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003257164,"about_ca_system_score_gemma":0.0004912379,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001854785,"about_ca_topic_score_gemma":0.00548157,"domain_scores_codex":[0.9998233,0.00002755695,0.00001328584,0.00004376109,0.00007308015,0.00001915679],"domain_scores_gemma":[0.9998301,0.00004045546,0.00002555066,0.00002506872,0.00006980437,0.000008942767],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003895246,0.0001743717,0.001860954,0.0003323093,0.0001554315,0.0003376452,0.00008824898,0.2259551,0.281243,0.0219668,0.005125406,0.4623712],"study_design_scores_gemma":[0.00002279101,0.0002330035,0.0004958442,0.00001327645,0.00004075115,0.0001639892,0.000008880194,0.9436855,0.0503238,0.001534821,0.003459749,0.00001771003],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07340613,0.0006673844,0.9197946,0.0002000704,0.0001075745,0.00004478994,0.00009146649,0.001358936,0.004329047],"genre_scores_gemma":[0.7402742,0.0002882065,0.2553481,0.0001874116,0.00003370694,0.00005268307,0.0001698277,0.00004907104,0.003596808],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001854785,"threshold_uncertainty_score":0.003687978,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3130406170","doi":"10.1109/tvlsi.2021.3058509","title":"An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FGPA Implementation","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"FedDev Ontario","keywords":"Operand; Elliptic curve cryptography; Field-programmable gate array; Cryptography; Computer science; Multiplier (economics); Finite field; Public-key cryptography; Key (lock); Gate array; Multiplication (music); Computer hardware; Parallel computing; Arithmetic; Embedded system; Algorithm; Mathematics; Encryption","authors":[{"name":"Moslem Heidarpur","is_ca":true},{"name":"Mitra Mirhassani","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01139373177462619,"gpt":0.2656827451022813,"spread":0.2542890133276551,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001549444,0.0003885725,0.0002328611,0.0004704527,0.0004351101,0.0003577138,0.0007156933,0.0003286115,0.004070397],"category_scores_gemma":[0.000301963,0.0001540311,0.000188098,0.0003861766,0.0001968824,0.0007727878,0.0002403292,0.0003641312,0.001141563],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002783853,"about_ca_system_score_gemma":0.0005596949,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004207745,"about_ca_topic_score_gemma":0.001007347,"domain_scores_codex":[0.999893,0.00001686579,0.000007363636,0.00002685222,0.00004231798,0.00001364609],"domain_scores_gemma":[0.9998988,0.00001863461,0.00001460376,0.00001955789,0.00004075534,0.000007576091],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004314891,0.0001800425,0.0009548824,0.000345007,0.00006991577,0.0004486931,0.0001828263,0.01115366,0.4784593,0.0199996,0.004650672,0.483124],"study_design_scores_gemma":[0.000263646,0.001869547,0.002458561,0.0001371284,0.0001548261,0.00356932,0.0001211885,0.2981102,0.5968823,0.009436297,0.08686785,0.0001290661],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08384731,0.001243021,0.901212,0.0002845483,0.0002260738,0.0001550037,0.0001171627,0.002523141,0.01039173],"genre_scores_gemma":[0.5825524,0.0004808069,0.4084313,0.0001621886,0.00008730879,0.0001152654,0.0002033669,0.00005156267,0.007915778],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004070397,"threshold_uncertainty_score":0.01361686,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2064187704","doi":"10.1109/tvlsi.2011.2160001","title":"Exploiting Process Variability in Voltage/Frequency Control","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Frequency scaling; Chip; Throughput; Computer science; Voltage; Multi-core processor; Multiprocessing; Power (physics); Dram; Dynamic demand; Embedded system; Electronic engineering; Parallel computing; Electrical engineering; Computer hardware; Engineering; Telecommunications; Physics","authors":[{"name":"Sebastian Herbert","is_ca":false},{"name":"Siddharth Garg","is_ca":true},{"name":"Diana Marculescu","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01427299725690723,"gpt":0.2107434303360679,"spread":0.1964704330791607,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004178717,0.0003777922,0.000302387,0.0003629373,0.0002641316,0.0006545148,0.0005857253,0.0001957579,0.0004094094],"category_scores_gemma":[0.001883148,0.0001469281,0.00023491,0.0004400386,0.0002586492,0.0005377495,0.0003767401,0.0004211389,0.00007917548],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005130564,"about_ca_system_score_gemma":0.0006092358,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001902512,"about_ca_topic_score_gemma":0.002503794,"domain_scores_codex":[0.9996462,0.00004060028,0.00002351284,0.00009099121,0.0001492296,0.00004956863],"domain_scores_gemma":[0.9990128,0.0004178093,0.0001888155,0.0002058395,0.000143504,0.00003121182],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000259957,0.0001021209,0.006204687,0.00006573065,0.00004796009,0.00009308929,0.000153708,0.5979345,0.1222098,0.005403436,0.0005265151,0.2669984],"study_design_scores_gemma":[0.00001428593,0.0001047664,0.001812338,0.000006014631,0.00002564886,0.00007555345,0.00002452805,0.9426593,0.05056219,0.002964295,0.001733086,0.00001795442],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.245961,0.0004681316,0.7493678,0.0001301432,0.00005074601,0.00003432792,0.00004530133,0.001222621,0.002719902],"genre_scores_gemma":[0.9547532,0.0001029358,0.04453293,0.00002679115,0.00001573601,0.0000198016,0.00003537282,0.00005720086,0.000456042],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001902512,"threshold_uncertainty_score":0.003782868,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3164065772","doi":"10.1109/tvlsi.2021.3072866","title":"Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Low-density parity-check code; Field-programmable gate array; Computer hardware; Embedded system; Gate array; Scheduling (production processes); Parallel computing; Computer architecture; Decoding methods; Algorithm; Engineering","authors":[{"name":"Jérémy Nadal","is_ca":true},{"name":"Amer Baghdadi","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01427380275155997,"gpt":0.2541533053275753,"spread":0.2398795025760153,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006897756,0.000342493,0.0001817465,0.0003605541,0.0002467374,0.0003506949,0.0006077068,0.0002768599,0.002562833],"category_scores_gemma":[0.000161742,0.000129495,0.0001388744,0.0002634969,0.0001154765,0.0003553929,0.0001940384,0.0002571057,0.0007890573],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004600975,"about_ca_system_score_gemma":0.0006221514,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002721917,"about_ca_topic_score_gemma":0.005609225,"domain_scores_codex":[0.9998815,0.00001171005,0.000006146965,0.00002868108,0.00004869804,0.00002317079],"domain_scores_gemma":[0.9999,0.00001274771,0.00001290262,0.00002397364,0.00004068374,0.000009740288],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007204518,0.0001660181,0.00179663,0.0004675623,0.00009414824,0.0008885332,0.0001504709,0.07547816,0.6015275,0.01955702,0.01315223,0.2860014],"study_design_scores_gemma":[0.0001480507,0.0009619319,0.002837826,0.00005582519,0.00006818048,0.001694869,0.00004684546,0.5704163,0.3718418,0.002265964,0.04958958,0.00007267485],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3087443,0.001198921,0.6234511,0.0003778629,0.0002470436,0.0004388013,0.0007915616,0.008721061,0.05602922],"genre_scores_gemma":[0.7938915,0.0003541998,0.1927205,0.0001365644,0.00003498454,0.0001086846,0.0005334163,0.00007232725,0.01214778],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002721917,"threshold_uncertainty_score":0.008573472,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2040579262","doi":"10.1109/tvlsi.2007.891085","title":"Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"University of Ottawa","keywords":"Passivity; Signal integrity; Computer science; Very-large-scale integration; Electronic engineering; Reciprocal; Overhead (engineering); Power integrity; Computer engineering; Embedded system; Engineering; Interconnection; Electrical engineering","authors":[{"name":"D. Saraswat","is_ca":true},{"name":"Ramachandra Achar","is_ca":true},{"name":"M. Nakhla","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.008621508935274247,"gpt":0.2236688288724724,"spread":0.2150473199371981,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003871674,0.001124055,0.0007410735,0.0009778198,0.0008927376,0.001447287,0.001278407,0.0009936463,0.004302937],"category_scores_gemma":[0.01355246,0.0006580512,0.0009514119,0.0003782538,0.001526699,0.0019644,0.001844789,0.001655422,0.001189865],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007502904,"about_ca_system_score_gemma":0.001216149,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001413804,"about_ca_topic_score_gemma":0.001501842,"domain_scores_codex":[0.9976358,0.0009551402,0.000134645,0.0002575311,0.0008561291,0.0001607367],"domain_scores_gemma":[0.9927046,0.004499442,0.0005859532,0.001246778,0.0008797545,0.00008349632],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0005065931,0.0001374217,0.0008328236,0.0002013669,0.00006249912,0.0003141474,0.0006251764,0.486156,0.0377616,0.2331967,0.001886138,0.2383195],"study_design_scores_gemma":[0.00004113462,0.00006330855,0.0000492664,0.00001597313,0.00001072206,0.00005871771,0.00002523019,0.9574262,0.01273117,0.02763541,0.001927593,0.00001517488],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003275224,0.00001254159,0.9957888,0.00001581173,0.000006565608,0.00001764739,0.000006384249,0.0004578542,0.0004191483],"genre_scores_gemma":[0.2297476,0.00008194419,0.7676276,0.00004311859,0.00002856768,0.0001245006,0.0001045578,0.0003760236,0.001866176],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004302937,"threshold_uncertainty_score":0.02047563,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1967779689","doi":"10.1109/tvlsi.2012.2198501","title":"Analysis and Design of On-Chip Decoupling Capacitors","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; NMOS logic; Capacitor; Electronic engineering; Chip; Decoupling capacitor; Decoupling (probability); Computer science; Integrated circuit design; Leakage (economics); Engineering; Electrical engineering; Transistor; Control engineering; Voltage","authors":[{"name":"Tasreen Charania","is_ca":true},{"name":"A. Opal","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01463663006793878,"gpt":0.2187772200034506,"spread":0.2041405899355118,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000198181,0.0005875648,0.0003706269,0.0004575651,0.0003252429,0.001098701,0.0009299031,0.0006998312,0.003519364],"category_scores_gemma":[0.0006768361,0.0003466395,0.0003644356,0.0006171862,0.0002485709,0.0007615254,0.0002375114,0.0004787687,0.0007278375],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001249064,"about_ca_system_score_gemma":0.001299005,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.004517611,"about_ca_topic_score_gemma":0.005029034,"domain_scores_codex":[0.9997973,0.00002327023,0.000004966866,0.00002437662,0.0001225961,0.00002740045],"domain_scores_gemma":[0.9998442,0.00003943574,0.00002154036,0.00001881233,0.0000680282,0.000007878441],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0000588675,0.00004887702,0.0006936726,0.0004511976,0.00006675997,0.0001801469,0.00006896092,0.833791,0.05424205,0.04374057,0.003437234,0.06322066],"study_design_scores_gemma":[0.00001489316,0.0000586383,0.0005537634,0.00004016672,0.00002694352,0.0001205204,0.0000258361,0.9665187,0.01553235,0.006838858,0.01025463,0.00001467426],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06397252,0.003973995,0.8455523,0.0006132179,0.0001821685,0.0001743857,0.000499322,0.001091659,0.08394041],"genre_scores_gemma":[0.8330263,0.0039289,0.1458697,0.0002212285,0.00008729922,0.0001497175,0.0004029285,0.0002321136,0.01608188],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004517611,"threshold_uncertainty_score":0.01177341,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2167801005","doi":"10.1109/tvlsi.2009.2032288","title":"Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Western University","funders":"","keywords":"RLC circuit; Inductance; Spice; Crosstalk; Topology (electrical circuits); Electronic engineering; Transmission line; Capacitance; Electric power transmission; Network topology; Elmore delay; Mathematics; Computer science; Control theory (sociology); Propagation delay; Algorithm; Delay calculation; Engineering; Physics; Capacitor; Voltage; Telecommunications; Electrical engineering","authors":[{"name":"Sourajeet Roy","is_ca":true},{"name":"Anestis Dounavis","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01459827999181807,"gpt":0.2364976944954219,"spread":0.2218994145036038,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003602159,0.0007704227,0.0004033175,0.000529239,0.0003646405,0.0005642373,0.001064993,0.0006391025,0.0008855053],"category_scores_gemma":[0.00110748,0.0002851422,0.0004395868,0.0004743499,0.0004172424,0.001247341,0.000382747,0.0005556057,0.0003749037],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001023743,"about_ca_system_score_gemma":0.0008208191,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003243407,"about_ca_topic_score_gemma":0.002794795,"domain_scores_codex":[0.9996715,0.00007798652,0.00001338167,0.00004781536,0.0001651335,0.00002420681],"domain_scores_gemma":[0.9997019,0.0001192647,0.00005642032,0.00003497943,0.00007850289,0.000008847761],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002186766,0.0000268369,0.0002948178,0.00004038174,0.000009831121,0.00007843111,0.00009966041,0.9339313,0.02147328,0.03304116,0.0002300839,0.01075237],"study_design_scores_gemma":[0.000001767187,0.000009087683,0.00002420798,0.000001543742,0.000002326477,0.00001485957,0.000003776471,0.9965676,0.001645151,0.001171493,0.0005547968,0.000003336954],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02727301,0.0001573277,0.9678219,0.00005832302,0.00002004078,0.00002899572,0.00004875525,0.000346547,0.004245088],"genre_scores_gemma":[0.7371587,0.0006561991,0.2521229,0.00007489743,0.00005249678,0.0001479797,0.0002048968,0.0002589035,0.009323078],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003243407,"threshold_uncertainty_score":0.007427812,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2808558511","doi":"10.1109/tvlsi.2018.2838591","title":"A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Decoding methods; Low-density parity-check code; Clock rate; CMOS; Chip; Node (physics); Scalability; Parallel computing; Computer hardware; Algorithm; Electronic engineering; Physics; Engineering; Telecommunications","authors":[{"name":"Mario Milicevic","is_ca":true},{"name":"P.G. Gulak","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01655553026681414,"gpt":0.2663288758883945,"spread":0.2497733456215804,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001160937,0.0002149978,0.0002084086,0.0002175847,0.0002262552,0.0003104296,0.0006124787,0.0002652045,0.0009406839],"category_scores_gemma":[0.0002545964,0.0001467083,0.0001425352,0.0001879085,0.0001505582,0.0003175415,0.0001510101,0.0002841915,0.0004335817],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005629165,"about_ca_system_score_gemma":0.0009079908,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003205014,"about_ca_topic_score_gemma":0.007384253,"domain_scores_codex":[0.9998577,0.00001350672,0.000007087992,0.00003421248,0.00006825898,0.00001924663],"domain_scores_gemma":[0.999893,0.00002464808,0.00001651039,0.00001734704,0.00003980657,0.000008677377],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002219187,0.0000955794,0.00133224,0.0002425331,0.00004005502,0.000360399,0.0001598722,0.03461466,0.8189918,0.00795027,0.002251294,0.1337394],"study_design_scores_gemma":[0.0000917931,0.0005549326,0.001427986,0.00002337437,0.00005954396,0.0005761545,0.00003294595,0.2920213,0.6794923,0.0008193614,0.02486282,0.00003748141],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3481652,0.000942477,0.6319873,0.0003108117,0.0001101246,0.0002295498,0.000476659,0.004461959,0.0133159],"genre_scores_gemma":[0.5856832,0.000413964,0.4054638,0.00008984144,0.00003138055,0.00008886243,0.0003791679,0.0000937408,0.007756095],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003205014,"threshold_uncertainty_score":0.00637269,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2073321629","doi":"10.1109/tvlsi.2013.2255071","title":"Incremental Trace-Buffer Insertion for FPGA Debug","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; TRACE (psycholinguistics); Field-programmable gate array; Embedded system; Routing (electronic design automation); Tracing; Background debug mode interface; Observability; Computer hardware; Process (computing); Parallel computing","authors":[{"name":"Eddie Hung","is_ca":true},{"name":"Steven J. E. Wilton","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02087027236584845,"gpt":0.2391193351511538,"spread":0.2182490627853053,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000467875,0.0006148486,0.0002145465,0.000608621,0.0002213187,0.0005592981,0.001411519,0.0003775972,0.003558659],"category_scores_gemma":[0.002913123,0.0002621221,0.0002139071,0.0003930254,0.0004326102,0.001609376,0.0006066452,0.0006595967,0.0004028409],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003478052,"about_ca_system_score_gemma":0.0007154629,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005880054,"about_ca_topic_score_gemma":0.001048255,"domain_scores_codex":[0.9997049,0.00009224988,0.00001511473,0.00004584041,0.00009120976,0.00005068741],"domain_scores_gemma":[0.9977882,0.001135215,0.0001932279,0.000666292,0.0001444087,0.00007265095],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001318704,0.0002923672,0.008101828,0.0003767252,0.00005044875,0.0006513181,0.0005539774,0.05103494,0.3159772,0.02661232,0.003887587,0.5911427],"study_design_scores_gemma":[0.0001521752,0.001382203,0.002386013,0.00008144086,0.00008229045,0.001374803,0.0001861125,0.3682596,0.5959371,0.01230695,0.01777126,0.0000800689],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1519949,0.0007945152,0.8310063,0.0002391966,0.0000855846,0.0001372203,0.0001073684,0.01187468,0.003760069],"genre_scores_gemma":[0.7659073,0.0002083491,0.2318189,0.0001001405,0.00001603083,0.00005805948,0.0001671527,0.0002845064,0.00143951],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003558659,"threshold_uncertainty_score":0.0119049,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2354420835","doi":"10.1109/tvlsi.2016.2558105","title":"5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs; Alberta Innovates - Technology Futures; CMC Microsystems; University of Calgary","keywords":"Effective number of bits; Flash ADC; CMOS; Dynamic range; Successive approximation ADC; Comparator; Electronic engineering; Nyquist frequency; Spurious-free dynamic range; Nyquist rate; Analog-to-digital converter; Calibration; Oversampling; Computer science; Voltage; Electrical engineering; Physics; Sampling (signal processing); Engineering; Detector; Bandwidth (computing); Telecommunications","authors":[{"name":"Yongsheng Xu","is_ca":true},{"name":"Ge Wu","is_ca":true},{"name":"Leonid Belostotski","is_ca":true},{"name":"J.W. Haslett","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.00800949869732335,"gpt":0.2199419210098973,"spread":0.2119324223125739,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000363688,0.0003164411,0.0002467786,0.0005050195,0.0002957134,0.0007039513,0.0007856558,0.0004379579,0.004505329],"category_scores_gemma":[0.0007523184,0.0001426477,0.0001823795,0.0004492452,0.000182869,0.001022996,0.0003251406,0.0004809352,0.001421849],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000433491,"about_ca_system_score_gemma":0.0005395174,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008162432,"about_ca_topic_score_gemma":0.002205011,"domain_scores_codex":[0.9995691,0.00004581347,0.00004026098,0.00007099668,0.0002209052,0.00005290183],"domain_scores_gemma":[0.9997461,0.00005760137,0.00003965796,0.00003248208,0.0001034329,0.00002063136],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005341431,0.0001202109,0.001881571,0.0006059131,0.00005430477,0.0004847931,0.0002207985,0.005051889,0.6274474,0.01973367,0.004056353,0.3398089],"study_design_scores_gemma":[0.0001276047,0.00160834,0.003164014,0.0002372421,0.0001602923,0.002542312,0.0001286512,0.08233067,0.8005599,0.00331107,0.105746,0.0000840166],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1410992,0.005243942,0.8101647,0.0005699744,0.0006569236,0.0002728463,0.0004053002,0.00499197,0.03659515],"genre_scores_gemma":[0.6965063,0.001341696,0.2874372,0.0004028883,0.0001174001,0.0000651587,0.0003515315,0.00008634802,0.01369151],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004505329,"threshold_uncertainty_score":0.01507187,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3131053867","doi":"10.1109/tvlsi.2021.3056243","title":"Machine-Learning-Based Self-Tunable Design of Approximate Computing","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Benchmark (surveying); Overhead (engineering); Computer engineering; Set (abstract data type); Energy consumption; Efficient energy use; Software; Reduction (mathematics); Constraint (computer-aided design); Embedded system","authors":[{"name":"Mahmoud Masadeh","is_ca":true},{"name":"Osman Hasan","is_ca":true},{"name":"Sofiène Tahar","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01037863767093995,"gpt":0.2039752414382916,"spread":0.1935966037673516,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004754844,0.0004913037,0.0003834263,0.0003510733,0.0002577397,0.0007212837,0.001310463,0.0003785276,0.001470637],"category_scores_gemma":[0.00149669,0.0002185638,0.0002845763,0.000361683,0.0004377513,0.0008516674,0.0004694672,0.0005674522,0.0003614908],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005815424,"about_ca_system_score_gemma":0.0004772787,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005526604,"about_ca_topic_score_gemma":0.001097333,"domain_scores_codex":[0.9995326,0.00007826379,0.00003577325,0.0001015554,0.0001991006,0.00005273126],"domain_scores_gemma":[0.9995393,0.0001076012,0.0001043938,0.0001019002,0.0001310611,0.00001587551],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000296557,0.0001153452,0.002349651,0.0004231331,0.00009585776,0.0001956372,0.000215554,0.5092299,0.149917,0.04970438,0.003145952,0.2843111],"study_design_scores_gemma":[0.00001770185,0.0001259166,0.0002167316,0.00001581167,0.0000197277,0.0000973873,0.00001231889,0.965134,0.02480166,0.005127015,0.004420699,0.00001095928],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0221236,0.0003477253,0.9736925,0.0001002751,0.0000348188,0.00006003265,0.0000321753,0.0007454854,0.002863428],"genre_scores_gemma":[0.7484559,0.0002269149,0.2493112,0.0001449713,0.00002848419,0.0001479392,0.00007070912,0.00008772276,0.001526174],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001470637,"threshold_uncertainty_score":0.004919708,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2000410358","doi":"10.1109/tvlsi.2007.893580","title":"A New Single-Ended SRAM Cell With Write-Assist","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Static random-access memory; NMOS logic; Leakage (economics); Computer science; Leakage power; Random access memory; Memory cell; Read-write memory; Electronic engineering; Computer hardware; Electrical engineering; Voltage; Transistor; Engineering","authors":[{"name":"Richard F. Hobson","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.008651370039534095,"gpt":0.19577098013293,"spread":0.1871196100933959,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001174192,0.0002401114,0.000568722,0.0002925369,0.0003000746,0.0007029939,0.002079364,0.000843672,0.003411871],"category_scores_gemma":[0.0002521435,0.0002130983,0.0003649756,0.0003772292,0.0001861029,0.001043207,0.0006462181,0.0005411312,0.002669294],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001148617,"about_ca_system_score_gemma":0.0002098709,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001262278,"about_ca_topic_score_gemma":0.0002718507,"domain_scores_codex":[0.999775,0.00001179229,0.00001937272,0.00004277385,0.0001306761,0.00002043537],"domain_scores_gemma":[0.9996675,0.00002651152,0.00004749817,0.0000669562,0.0001394045,0.00005201214],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002186016,0.0001194958,0.0007145674,0.0003678909,0.00005956958,0.001091153,0.00005934469,0.001779833,0.8650198,0.002866865,0.005609295,0.1220936],"study_design_scores_gemma":[0.0001778669,0.00273905,0.002144999,0.00007064547,0.0002533806,0.01189086,0.00005369178,0.05125621,0.7952777,0.002069524,0.1338699,0.0001961577],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3712933,0.007924463,0.5670131,0.001559298,0.003487334,0.0004696354,0.002695028,0.009462604,0.03609527],"genre_scores_gemma":[0.5688369,0.002026623,0.3876539,0.001542476,0.0008587725,0.0003255677,0.001916245,0.000291684,0.03654776],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003411871,"threshold_uncertainty_score":0.01141381,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2044605272","doi":"10.1109/tvlsi.2012.2202409","title":"Scalable Signal Selection for Post-Silicon Debug","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Scalability; Debugging; Benchmark (surveying); Computer engineering; Metric (unit); Theoretical computer science; Embedded system; Algorithm; Engineering; Mathematics","authors":[{"name":"Eddie Hung","is_ca":true},{"name":"Steven J. E. Wilton","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0193880468798241,"gpt":0.2453616756555041,"spread":0.22597362877568,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008600656,0.0008432002,0.000409613,0.001299306,0.0004405886,0.0006082649,0.0008667893,0.0004548749,0.002069589],"category_scores_gemma":[0.00422823,0.0002745191,0.0003264348,0.000723657,0.0006127637,0.001360787,0.0007704437,0.0006414409,0.0003530161],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007081584,"about_ca_system_score_gemma":0.0009498943,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001192706,"about_ca_topic_score_gemma":0.00263944,"domain_scores_codex":[0.9990829,0.0002948379,0.00003032495,0.000151695,0.0003601168,0.00007997099],"domain_scores_gemma":[0.9962255,0.002295174,0.0004482298,0.0006833443,0.0002716414,0.00007616545],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007247391,0.0002280414,0.009837383,0.0001641943,0.00005830747,0.0001927444,0.0003455307,0.1924468,0.1612126,0.02287695,0.002278179,0.6096346],"study_design_scores_gemma":[0.00008714924,0.000376467,0.002493978,0.00002223437,0.00002531415,0.0002081655,0.00009763315,0.8946226,0.08031249,0.01698168,0.004741518,0.00003073441],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1151366,0.0003892036,0.8789409,0.0001942317,0.00002094294,0.00009167647,0.00006207058,0.003735734,0.001428643],"genre_scores_gemma":[0.7268308,0.0001346073,0.27142,0.00005064137,0.00002118998,0.00006638064,0.0001558563,0.000200564,0.00111992],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002069589,"threshold_uncertainty_score":0.006923497,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2117439128","doi":"10.1109/tvlsi.2002.1043339","title":"An ultra-fast instruction set simulator","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Workstation; Host (biology); Instruction set; Interface (matter); Code (set theory); Computer architecture; Set (abstract data type); Parallel computing; Operating system; Embedded system; Programming language","authors":[{"name":"Jianwen Zhu","is_ca":true},{"name":"Daniel D. Gajski","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01833145711488193,"gpt":0.2518577246971913,"spread":0.2335262675823094,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002291208,0.0002287046,0.0002787776,0.0002404793,0.0002095142,0.0003226505,0.001144359,0.0003036619,0.004236555],"category_scores_gemma":[0.0006747376,0.0002091127,0.0002956999,0.0002691392,0.0002049404,0.0005122288,0.0004029357,0.000794127,0.0006746996],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003974288,"about_ca_system_score_gemma":0.0007893502,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001389548,"about_ca_topic_score_gemma":0.001665589,"domain_scores_codex":[0.9998355,0.00003776973,0.000007983041,0.00001607958,0.00008199555,0.00002066205],"domain_scores_gemma":[0.9997002,0.0001188661,0.00001710631,0.00006018137,0.00007893456,0.00002468922],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004285698,0.0001456698,0.003108095,0.0002702639,0.0001037141,0.0001907378,0.0001785673,0.7764422,0.05155841,0.06260854,0.01248716,0.0924781],"study_design_scores_gemma":[0.00003649463,0.0001104612,0.0003518265,0.000009860108,0.0000233177,0.00005014214,0.00001182931,0.9567511,0.01330528,0.003394423,0.0259443,0.00001093375],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1536436,0.0008642892,0.803204,0.0003296362,0.0003879555,0.0001662014,0.001162164,0.009295557,0.03094654],"genre_scores_gemma":[0.5300211,0.0007397879,0.4537667,0.0001970042,0.00004916584,0.0003286758,0.001921387,0.0005775163,0.0123987],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004236555,"threshold_uncertainty_score":0.01417267,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2089902593","doi":"10.1109/tvlsi.2008.2003004","title":"Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Multiplication (music); Adder; Constant (computer programming); Computer science; Heuristic; Algorithm; Multiplication algorithm; Arithmetic; Divide and conquer algorithms; Parallel computing; Mathematics; Combinatorics; Artificial intelligence; Binary number","authors":[{"name":"Jason Thong","is_ca":true},{"name":"Nicola Nicolici","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01695558374234841,"gpt":0.2549822595759776,"spread":0.2380266758336292,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003428221,0.0006130002,0.000717647,0.0008788535,0.0005005088,0.0008520343,0.001199451,0.0004687488,0.005225482],"category_scores_gemma":[0.001764208,0.0003285874,0.0004578193,0.001891224,0.0004282139,0.001281059,0.0006998439,0.0004004927,0.001260704],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004166833,"about_ca_system_score_gemma":0.001088123,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001552035,"about_ca_topic_score_gemma":0.00250929,"domain_scores_codex":[0.9995609,0.00006383433,0.00003331,0.00009439647,0.0001710992,0.00007636254],"domain_scores_gemma":[0.9992651,0.0003238674,0.00008008518,0.000163681,0.0001318373,0.00003543882],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006064627,0.0001060778,0.001033544,0.0002877254,0.0000478111,0.0002944533,0.000127054,0.1043881,0.04184648,0.02916795,0.006340611,0.8157538],"study_design_scores_gemma":[0.0002074265,0.0003334625,0.0005494303,0.0000328759,0.00003932183,0.0006308357,0.00006610689,0.8969607,0.06377476,0.02807146,0.00929404,0.00003963639],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07393396,0.0003719956,0.9164175,0.0001638737,0.00008080524,0.00008559057,0.00009543684,0.002169943,0.006680801],"genre_scores_gemma":[0.2928256,0.0001670158,0.7026948,0.00006406143,0.00002868279,0.00008117624,0.00020726,0.0001162854,0.00381506],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.005225482,"threshold_uncertainty_score":0.01748097,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}