{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":24,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":24,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"346bf52eb07e","filters":{"venue":"Integration"}},"results":[{"id":"W2117347937","doi":"10.1016/j.vlsi.2011.03.005","title":"Power efficient multi-stage CMOS rectifier design for UHF RFID tags","year":2011,"lang":"fr","type":"article","venue":"Integration","topic":"Energy Harvesting in Wireless Networks","field":"Engineering","cited_by":49,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Rectifier (neural networks); Ultra high frequency; CMOS; Bottleneck; Electronic engineering; Power (physics); Electrical engineering; Precision rectifier; Engineering; Electrical efficiency; Computer science; Embedded system; Power factor; Voltage","authors":[{"name":"Shu-Yi Wong","is_ca":true},{"name":"Chunhong Chen","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.09181980778613692,"gpt":0.2740007244955301,"spread":0.1821809167093932,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002182645,0.000275502,0.0003677883,0.0001442013,0.000247464,0.0007002915,0.001501947,0.0006605894,0.003566926],"category_scores_gemma":[0.0002787006,0.0003137157,0.0003925749,0.0002714433,0.0001301623,0.00089751,0.0002934618,0.0003910329,0.00164448],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004637168,"about_ca_system_score_gemma":0.0002584553,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002049934,"about_ca_topic_score_gemma":0.0006626112,"domain_scores_codex":[0.9997539,0.00002946944,0.00001680376,0.00007408221,0.00009447738,0.000031285],"domain_scores_gemma":[0.9998384,0.00003089085,0.00003898365,0.000024463,0.0000609384,0.00000636733],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000240287,0.00007529916,0.0003637799,0.0003075118,0.00008779939,0.0001393089,0.0001275728,0.008432781,0.8931721,0.01143542,0.002628148,0.08298994],"study_design_scores_gemma":[0.00008799601,0.0008319707,0.001341705,0.00005788397,0.0001342958,0.001507997,0.00007097721,0.1519628,0.8004729,0.003414507,0.04006411,0.0000529492],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0686571,0.001808016,0.9122488,0.0004095486,0.0002075353,0.00008539548,0.0001448316,0.0009464519,0.01549227],"genre_scores_gemma":[0.833662,0.0008347342,0.1431795,0.0002425593,0.0001342698,0.00007563898,0.0001724995,0.0001476465,0.02155107],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003566926,"threshold_uncertainty_score":0.01193255,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W585024330","doi":"10.1016/j.vlsi.2015.06.002","title":"g-boosted flat gain UWB low noise amplifier with active inductor-based input matching network","year":2015,"lang":"en","type":"article","venue":"Integration","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Ottawa","funders":"","keywords":"Common gate; Noise figure; Inductor; Low-noise amplifier; CMOS; Electrical engineering; Amplifier; Return loss; Electronic engineering; Wideband; Active noise control; Noise (video); Power gain; Effective input noise temperature; Ultra-wideband; Engineering; Computer science; Antenna (radio); Channel (broadcasting); Voltage","authors":[{"name":"Alireza Saberkari","is_ca":false},{"name":"Sh Kazemi","is_ca":false},{"name":"Vahideh Shirmohammadli","is_ca":false},{"name":"M.C.E. Yagoub","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02298004597985205,"gpt":0.22425274660762,"spread":0.2012727006277679,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002178726,0.0004841482,0.0004355398,0.0003078948,0.0003369053,0.0009308604,0.002112319,0.0008753092,0.002525087],"category_scores_gemma":[0.0003109993,0.0002599139,0.0003399369,0.0004419067,0.0003139611,0.000785395,0.0005460976,0.000359368,0.001672587],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007538049,"about_ca_system_score_gemma":0.0003448308,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007312814,"about_ca_topic_score_gemma":0.001514217,"domain_scores_codex":[0.9997296,0.00003864016,0.00001083061,0.00008570618,0.00009194967,0.00004324432],"domain_scores_gemma":[0.9998261,0.00002640361,0.00003759053,0.00002648967,0.00006509404,0.00001842731],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004782676,0.0001409767,0.00108172,0.0001981482,0.000100526,0.0003089643,0.0002081219,0.004826593,0.9463702,0.008445373,0.002304662,0.03553638],"study_design_scores_gemma":[0.0001685884,0.001487186,0.003508743,0.00008137682,0.0003235762,0.001779464,0.0001210735,0.1445817,0.8171224,0.003604816,0.0271355,0.00008548762],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3369955,0.001414032,0.5980712,0.001208498,0.0003653664,0.0002778886,0.0003576288,0.005505335,0.05580455],"genre_scores_gemma":[0.9497523,0.000183539,0.04019073,0.0003118334,0.00006263412,0.0000425909,0.00009651631,0.00008648713,0.0092735],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002525087,"threshold_uncertainty_score":0.008447289,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2069005831","doi":"10.1016/j.vlsi.2007.07.003","title":"A scalable LDPC decoder ASIC architecture with bit-serial message exchange","year":2007,"lang":"en","type":"article","venue":"Integration","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Low-density parity-check code; Computer science; Soft-decision decoder; Code word; Decoding methods; Parity bit; Pipeline (software); Application-specific integrated circuit; Parallel computing; Scalability; CMOS; Computer hardware; Algorithm; Electronic engineering; Engineering","authors":[{"name":"T.L. Brandon","is_ca":true},{"name":"Robert Hang","is_ca":true},{"name":"Gary L. Block","is_ca":true},{"name":"Vincent Gaudet","is_ca":true},{"name":"B.F. Cockburn","is_ca":true},{"name":"Sheryl Howard","is_ca":true},{"name":"Christian Giasson","is_ca":true},{"name":"Keith Boyle","is_ca":true},{"name":"P.A. Goud","is_ca":true},{"name":"Siavash Sheikh Zeinoddin","is_ca":true},{"name":"Anthony Rapley","is_ca":true},{"name":"Stephen Bates","is_ca":true},{"name":"D.G. Elliott","is_ca":true},{"name":"Christian Schlegel","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01278162710887766,"gpt":0.259418905826106,"spread":0.2466372787172284,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002503392,0.0005322899,0.000529589,0.0005930281,0.0005644601,0.000881172,0.001224593,0.0005664606,0.005210566],"category_scores_gemma":[0.0003911451,0.000253209,0.000205976,0.0007833036,0.000253167,0.0009033477,0.0005055476,0.0005529557,0.00184892],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006374032,"about_ca_system_score_gemma":0.0008890704,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001479452,"about_ca_topic_score_gemma":0.004130716,"domain_scores_codex":[0.9997154,0.00004839067,0.00001359281,0.00004513049,0.0001473009,0.00003022613],"domain_scores_gemma":[0.9997174,0.00003977458,0.00002130097,0.00008327553,0.0001130089,0.00002520974],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0008862918,0.0003730599,0.001291581,0.00057944,0.0001571692,0.0006566214,0.0001996276,0.03971323,0.5169897,0.06940511,0.02536899,0.3443791],"study_design_scores_gemma":[0.0002682053,0.001011675,0.00102067,0.0001135097,0.0002343061,0.001033058,0.00006079529,0.5154161,0.4028554,0.01226189,0.06562849,0.00009585645],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1255978,0.001326092,0.8132842,0.0005905947,0.0003559329,0.0004659298,0.000588758,0.01375971,0.04403093],"genre_scores_gemma":[0.578018,0.0004943433,0.3966868,0.0003971528,0.0001298149,0.0002573759,0.0006745463,0.0002278622,0.02311431],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.005210566,"threshold_uncertainty_score":0.01743114,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3006829731","doi":"10.1016/j.vlsi.2020.02.003","title":"FPGA implementation of a chaotic oscillator with odd/even symmetry and its application","year":2020,"lang":"en","type":"article","venue":"Integration","topic":"Chaos-based Image/Signal Encryption","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Field-programmable gate array; Encryption; Attractor; Chaotic; Robustness (evolution); Computer science; Computer hardware; Embedded system; Mathematics","authors":[{"name":"Mohammed F. Tolba","is_ca":false},{"name":"Ahmed S. Elwakil","is_ca":true},{"name":"Hammam Orabi","is_ca":false},{"name":"Mohammed Elnawawy","is_ca":false},{"name":"Fadi Aloul","is_ca":false},{"name":"Assim Sagahyroon","is_ca":false},{"name":"Ahmed G. Radwan","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01464818266818013,"gpt":0.2633778109707163,"spread":0.2487296283025361,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005943613,0.0002019168,0.0001246672,0.0001937334,0.0001612863,0.0002374507,0.0002764253,0.0001760423,0.00303452],"category_scores_gemma":[0.0001248567,0.00009916219,0.00009320111,0.0001616298,0.00008978869,0.000167893,0.00009872844,0.0001152153,0.0003200251],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000165935,"about_ca_system_score_gemma":0.0001960824,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000710793,"about_ca_topic_score_gemma":0.00089139,"domain_scores_codex":[0.9999547,0.000007638917,0.000002387849,0.00000709658,0.00001816924,0.00001002742],"domain_scores_gemma":[0.9999602,0.00001004743,0.000005664764,0.000006838538,0.00001301216,0.00000418327],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007634947,0.0001937498,0.002657538,0.000377742,0.00008931616,0.001028074,0.000211307,0.02792042,0.7167932,0.02115674,0.003145503,0.225663],"study_design_scores_gemma":[0.0002731199,0.00154119,0.008027133,0.0000775582,0.0001436958,0.002348267,0.00009275405,0.3150398,0.6289157,0.00275316,0.04072705,0.00006047023],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6461567,0.001363009,0.2935766,0.0003132684,0.0003050032,0.0001337825,0.0002178097,0.001934936,0.05599881],"genre_scores_gemma":[0.9607853,0.0001550933,0.03371947,0.00002535036,0.00001373203,0.00002146731,0.0000668357,0.00002523925,0.005187535],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.00303452,"threshold_uncertainty_score":0.01015151,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2803986768","doi":"10.1016/j.vlsi.2018.05.005","title":"Ultra-low latency communication channels for FPGA-based HPC cluster","year":2018,"lang":"en","type":"article","venue":"Integration","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Coprocessor; Latency (audio); Embedded system; Scalability; Virtex; Low latency (capital markets); Computer network; Operating system","authors":[{"name":"Roberto Sanchez Correa","is_ca":true},{"name":"Jean‐Pierre David","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02256487746584107,"gpt":0.2686323368522757,"spread":0.2460674593864347,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001425991,0.0002066267,0.0001544391,0.0003004949,0.0006975114,0.0005634701,0.0007448008,0.0002236928,0.00880742],"category_scores_gemma":[0.0003234732,0.0001143034,0.00007612099,0.0003595796,0.0001669389,0.0007280622,0.0004306127,0.000322926,0.0008079296],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005712106,"about_ca_system_score_gemma":0.0006792966,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001213328,"about_ca_topic_score_gemma":0.00332521,"domain_scores_codex":[0.9998513,0.00002241237,0.000005693164,0.00002150931,0.00005146145,0.00004752045],"domain_scores_gemma":[0.9998088,0.00004138497,0.00002126171,0.00003272616,0.00006524829,0.0000306267],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00333313,0.0004572115,0.01117087,0.0009787689,0.0001121881,0.0012184,0.0006625361,0.08234846,0.512499,0.04862887,0.0444882,0.2941023],"study_design_scores_gemma":[0.0001810589,0.001905839,0.01024581,0.00009542954,0.0001099426,0.0007592907,0.000678295,0.5317162,0.3655139,0.01196803,0.07673074,0.00009556251],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7625858,0.002641883,0.1790364,0.0008816977,0.0007141524,0.0001543324,0.0006178358,0.005076153,0.04829167],"genre_scores_gemma":[0.9780385,0.0001872587,0.01432514,0.00005502803,0.00005281326,0.00003879319,0.0002144184,0.00004921676,0.007038871],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.00880742,"threshold_uncertainty_score":0.02946377,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3164534858","doi":"10.1016/j.vlsi.2021.04.009","title":"Realizations of fractional-order PID loop-shaping controller for mechatronic applications","year":2021,"lang":"en","type":"article","venue":"Integration","topic":"Advanced Control Systems Design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"European Social Fund; European Commission","keywords":"PID controller; Control theory (sociology); Mechatronics; Loop (graph theory); Control engineering; Order (exchange); Controller (irrigation); Engineering; Computer science; Mathematics; Control (management); Temperature control; Artificial intelligence; Economics","authors":[{"name":"Stavroula Kapoulea","is_ca":false},{"name":"Costas Psychalinos","is_ca":false},{"name":"Ahmed S. Elwakil","is_ca":true},{"name":"S. Hassan HosseinNia","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01908689790587442,"gpt":0.2620313165473304,"spread":0.2429444186414559,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002072008,0.0004093136,0.0003156947,0.0003755662,0.000582943,0.0009561558,0.0005153816,0.0008448295,0.003226532],"category_scores_gemma":[0.0005985787,0.0001674835,0.0004567857,0.0002834212,0.0003028793,0.0003972148,0.0002688778,0.0005814299,0.0004416237],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005241695,"about_ca_system_score_gemma":0.0004633421,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001229712,"about_ca_topic_score_gemma":0.001108842,"domain_scores_codex":[0.999844,0.00002074996,0.000008123452,0.00002840061,0.00007592132,0.00002282369],"domain_scores_gemma":[0.9998776,0.00003068943,0.00001426355,0.00002958963,0.0000394763,0.000008371894],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005524794,0.0001947241,0.0008004761,0.0004191696,0.0000885317,0.0006946137,0.0004043963,0.3528753,0.1410742,0.3095059,0.002961286,0.190429],"study_design_scores_gemma":[0.00003884623,0.0001522695,0.0004943478,0.00002780383,0.00003655985,0.0002281505,0.00004205791,0.9226205,0.03334258,0.03165274,0.01133004,0.00003407574],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06039127,0.000772541,0.9000767,0.0001744588,0.0002804044,0.00005892969,0.0001054765,0.0009517184,0.03718844],"genre_scores_gemma":[0.885927,0.0002601199,0.108214,0.00005662571,0.00003326176,0.00005039701,0.00011069,0.00005101963,0.005296891],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003226532,"threshold_uncertainty_score":0.01079381,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2004015368","doi":"10.1016/j.vlsi.2010.05.001","title":"Scaling of analog LDPC decoders in sub-100 nm CMOS processes","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto; University of Alberta","funders":"","keywords":"Decoding methods; CMOS; Scaling; Transistor; Electronic engineering; Computer science; Leakage (economics); Low-density parity-check code; Sizing; Implementation; Error detection and correction; Analog computer; Computer engineering; Voltage; Algorithm; Electrical engineering; Engineering; Mathematics","authors":[{"name":"Meysam Zargham","is_ca":true},{"name":"Christian Schlegel","is_ca":true},{"name":"Jorge Pérez Chamorro","is_ca":false},{"name":"Cyril Lahuec","is_ca":false},{"name":"Fabrice Seguin","is_ca":false},{"name":"Michel Jézéquel","is_ca":false},{"name":"Vincent Gaudet","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01373057130022118,"gpt":0.2799674373427768,"spread":0.2662368660425556,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000156282,0.0003496115,0.0001825653,0.0004242055,0.0002231941,0.0006951351,0.0003985921,0.0003746992,0.002957976],"category_scores_gemma":[0.001269084,0.0001395232,0.00009743738,0.0004968089,0.0001968531,0.000761262,0.0002416872,0.0002624197,0.0005322519],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008994524,"about_ca_system_score_gemma":0.0004231603,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001762631,"about_ca_topic_score_gemma":0.003622947,"domain_scores_codex":[0.9997485,0.00002290192,0.00001135015,0.00004428587,0.0001477148,0.00002526099],"domain_scores_gemma":[0.9994561,0.0002171511,0.00006661761,0.00005906251,0.0001692638,0.00003178135],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005888486,0.0002884093,0.004092777,0.0004081853,0.00006431004,0.0003490751,0.0003748828,0.05316743,0.7953792,0.01364007,0.002251003,0.1293958],"study_design_scores_gemma":[0.00008258747,0.0007920881,0.009250448,0.00008935558,0.0001197534,0.0004832462,0.000182569,0.2803625,0.6837073,0.004747749,0.02013784,0.00004454622],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8979591,0.003718599,0.06635781,0.0005684063,0.000186423,0.0000875073,0.0004443415,0.001854594,0.02882326],"genre_scores_gemma":[0.9789432,0.0006906599,0.01574782,0.00008285014,0.00002654034,0.00002066102,0.0001215068,0.00005487143,0.004311982],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.002957976,"threshold_uncertainty_score":0.009895384,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2077587664","doi":"10.1016/j.vlsi.2007.03.001","title":"Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique for SOC application","year":2007,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"","keywords":"Threshold voltage; Leakage power; Standby power; Static timing analysis; CMOS; Electronic engineering; Power (physics); Multiplier (economics); Low-power electronics; Power consumption; Power analysis; Computer science; Dual (grammatical number); Path (computing); Power optimization; Voltage; Engineering; Electrical engineering; Transistor; Physics","authors":[{"name":"B. Chung","is_ca":true},{"name":"J.B. Kuo","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.07817558374840947,"gpt":0.324965834286492,"spread":0.2467902505380825,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002459841,0.0005735852,0.0003194879,0.0005843674,0.0002918246,0.0003550319,0.0009045993,0.0002454947,0.003157218],"category_scores_gemma":[0.0004539017,0.0002601068,0.0005784282,0.0005384784,0.0001760898,0.0004524797,0.000368571,0.0003762182,0.0003220135],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003994312,"about_ca_system_score_gemma":0.001293468,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001379208,"about_ca_topic_score_gemma":0.005442738,"domain_scores_codex":[0.9998063,0.00004664693,0.00001070581,0.00003046423,0.00007890704,0.00002698878],"domain_scores_gemma":[0.9998422,0.00004196615,0.00002761851,0.00002868657,0.00005354433,0.000006017691],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002027865,0.0001892159,0.002183886,0.000383869,0.0002189933,0.0002309616,0.0001285752,0.3550869,0.1567054,0.02857608,0.004958009,0.4511354],"study_design_scores_gemma":[0.00002891249,0.0002378627,0.0005311477,0.00001754956,0.0000943523,0.0001772294,0.00002338535,0.9527988,0.03629447,0.005491717,0.00429179,0.00001266925],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.05057112,0.0004027267,0.9422137,0.000131718,0.0000587077,0.00006373615,0.0001017342,0.001577233,0.004879232],"genre_scores_gemma":[0.5942516,0.0002857496,0.3995802,0.0002077025,0.00003284753,0.00009510858,0.0002383064,0.0002804334,0.00502786],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.003157218,"threshold_uncertainty_score":0.010562,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1994265724","doi":"10.1016/j.vlsi.2010.08.002","title":"Debugging reversible circuits","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of New Brunswick","funders":"Deutsche Forschungsgemeinschaft","keywords":"Debugging; Toffoli gate; Computer science; Reversible computing; Boolean satisfiability problem; Computer engineering; Logic gate; CMOS; Algorithmic program debugging; Computation; Electronic circuit; Algorithm; Electronic engineering; Quantum computer; Programming language; Engineering; Quantum; Electrical engineering; Quantum gate","authors":[{"name":"Robert Wille","is_ca":false},{"name":"Daniel Große","is_ca":false},{"name":"Stefan Frehse","is_ca":false},{"name":"Gerhard W. Dueck","is_ca":true},{"name":"Rolf Drechsler","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.008933203390488462,"gpt":0.2314680659752308,"spread":0.2225348625847423,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001150615,0.0008466726,0.0006455816,0.000799223,0.000901616,0.001410039,0.001859508,0.001348879,0.01250342],"category_scores_gemma":[0.009232576,0.0006250279,0.000439688,0.0008566786,0.001406607,0.004900822,0.001528129,0.001792673,0.001108827],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001261847,"about_ca_system_score_gemma":0.0008858374,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009969648,"about_ca_topic_score_gemma":0.00168244,"domain_scores_codex":[0.9982833,0.0005714288,0.00005569369,0.0003517457,0.0005852415,0.0001526205],"domain_scores_gemma":[0.9961947,0.002047911,0.00017391,0.001043472,0.0004423756,0.00009767484],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0006219073,0.0002873268,0.004171452,0.000478447,0.0001183773,0.0004776979,0.0006854992,0.06077866,0.0555146,0.5025881,0.01428268,0.3599953],"study_design_scores_gemma":[0.000128201,0.0003004838,0.001352854,0.000129492,0.0001531346,0.0004531879,0.0002764534,0.3948377,0.1904807,0.3736234,0.03817898,0.00008545729],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2180702,0.001196884,0.7195799,0.002044278,0.0004828619,0.0001487713,0.0004459334,0.0140815,0.04394963],"genre_scores_gemma":[0.8798597,0.0003047572,0.1095599,0.0002462826,0.0000540862,0.00004739922,0.0003075971,0.00110421,0.008515981],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01250342,"threshold_uncertainty_score":0.0418281,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2087825164","doi":"10.1016/j.vlsi.2005.08.002","title":"Automatic generation of defect injectable VHDL fault models for ASIC standard cell libraries","year":2005,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Application-specific integrated circuit; VHDL; Computer science; Fault injection; Embedded system; Software; Fault (geology); Task (project management); Computer architecture; Standard cell; Testability; Reliability engineering; Integrated circuit; Computer engineering; Engineering; Field-programmable gate array; Systems engineering; Programming language; Operating system","authors":[{"name":"Donald Shaw","is_ca":false},{"name":"D. Al-Khalili","is_ca":true},{"name":"C. Rozon","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04153739921647402,"gpt":0.2508200225653761,"spread":0.2092826233489021,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003473539,0.0008935592,0.0003951033,0.0009917505,0.0002444716,0.0007620255,0.001330604,0.000566394,0.002447886],"category_scores_gemma":[0.001561123,0.0004786067,0.0005673097,0.0003897891,0.0002944497,0.0007570848,0.0003220374,0.0005160733,0.000513082],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001084774,"about_ca_system_score_gemma":0.0009878573,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002569563,"about_ca_topic_score_gemma":0.005350598,"domain_scores_codex":[0.9996387,0.00006857898,0.00001974817,0.00004989075,0.0001802124,0.00004284141],"domain_scores_gemma":[0.9989129,0.0004392706,0.0002015893,0.0001695577,0.0002525463,0.00002408133],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003165106,0.0001730415,0.002290931,0.0003190052,0.00008414424,0.000343249,0.0002002918,0.8041177,0.07596642,0.0117859,0.00374334,0.1006594],"study_design_scores_gemma":[0.00002846575,0.00007439894,0.0001470258,0.00001110355,0.0000304991,0.0000681235,0.00001442824,0.9418436,0.05396057,0.002204395,0.001608047,0.000009335522],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1224352,0.0001501629,0.8599548,0.0001301206,0.00004030964,0.0001442153,0.001186732,0.01268092,0.003277545],"genre_scores_gemma":[0.8260858,0.0001536625,0.1688816,0.00008421474,0.00001405434,0.0001910928,0.001659256,0.0008340632,0.002096139],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002569563,"threshold_uncertainty_score":0.008188963,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2025476395","doi":"10.1016/j.vlsi.2010.11.003","title":"A pre-placement individual net length estimation model and an application for modern circuits","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Benchmark (surveying); Interconnection; Electronic circuit; A priori and a posteriori; Estimation; Computer science; Integrated circuit; IBM; Net (polyhedron); Cluster analysis; Computer engineering; Electronic engineering; Reliability engineering; Engineering; Mathematics; Systems engineering; Machine learning; Telecommunications; Electrical engineering","authors":[{"name":"Amin Farshidi","is_ca":true},{"name":"Laleh Behjat","is_ca":true},{"name":"Logan Rakai","is_ca":true},{"name":"Bahareh Fathi","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01818199883747231,"gpt":0.2712351910471546,"spread":0.2530531922096823,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009775474,0.0009237587,0.0008375627,0.000607604,0.0004823899,0.0007823578,0.001368659,0.001259806,0.0025767],"category_scores_gemma":[0.003152209,0.0007210476,0.0007978236,0.0008870926,0.0005260351,0.001579945,0.0005613292,0.001465811,0.001349862],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007491694,"about_ca_system_score_gemma":0.0009252795,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003504656,"about_ca_topic_score_gemma":0.007377839,"domain_scores_codex":[0.9995389,0.00009444166,0.00002213828,0.0001583961,0.0001497912,0.00003634438],"domain_scores_gemma":[0.9985443,0.0006018938,0.00020599,0.0002627952,0.0003565667,0.00002853593],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008980623,0.0000494066,0.0007100542,0.00004400444,0.0000310146,0.00006718758,0.00004802449,0.8853475,0.006539939,0.006945163,0.0008223748,0.09930544],"study_design_scores_gemma":[0.000002503259,0.00003515836,0.0002162437,0.000003809188,0.00001334867,0.00003287782,0.000002819583,0.9964051,0.001352458,0.001521493,0.0004073371,0.000006855976],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.004397498,0.00006856498,0.9947627,0.0000446328,0.00001465929,0.00001107392,0.0000342741,0.0003008536,0.0003657198],"genre_scores_gemma":[0.3937682,0.00058089,0.5914029,0.0001457982,0.0001700989,0.0002073035,0.0005663085,0.0002997897,0.01285858],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003504656,"threshold_uncertainty_score":0.008619964,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2053832537","doi":"10.1016/j.vlsi.2011.11.017","title":"Analysis and architecture design of scalable fractional motion estimation for H.264 encoding","year":2011,"lang":"en","type":"article","venue":"Integration","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Encoder; Field-programmable gate array; Motion estimation; Scalability; Block (permutation group theory); Encoding (memory); Parallel computing; Scaling; Computer hardware; Video quality; Virtex; Algorithm; Artificial intelligence","authors":[{"name":"Jasmina Vasiljevic","is_ca":true},{"name":"Andy Ye","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05117184384831181,"gpt":0.267842425836396,"spread":0.2166705819880842,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002071935,0.0003954102,0.0002294597,0.0003422341,0.0002756531,0.0004789604,0.0005028085,0.0002679405,0.002113844],"category_scores_gemma":[0.0004619781,0.0002107345,0.0002398286,0.0002445511,0.0001476714,0.0005524331,0.0001398923,0.0002690786,0.0003374669],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006012485,"about_ca_system_score_gemma":0.000810387,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.005278299,"about_ca_topic_score_gemma":0.01098796,"domain_scores_codex":[0.9998556,0.00002578683,0.000007723672,0.00002105254,0.00006382471,0.00002595772],"domain_scores_gemma":[0.9998513,0.00004057889,0.00001759857,0.00001700394,0.00006820577,0.000005273276],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003195309,0.00009079301,0.00247833,0.0003162555,0.0001242192,0.000284296,0.000198787,0.3155591,0.3673173,0.03196371,0.004442505,0.2769052],"study_design_scores_gemma":[0.00001436555,0.0001737112,0.001063651,0.00001998882,0.0000547494,0.0001359437,0.00003807445,0.9464976,0.0448883,0.002871497,0.004229417,0.0000126728],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09895404,0.001584298,0.8898662,0.0002316958,0.00005506324,0.00007374139,0.0001020812,0.000737472,0.00839553],"genre_scores_gemma":[0.8465427,0.0008152389,0.1480346,0.00007013708,0.00004207512,0.00005707577,0.000211489,0.00007438393,0.00415229],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.005278299,"threshold_uncertainty_score":0.01049513,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2136411783","doi":"10.1016/j.vlsi.2010.05.003","title":"All digital skew tolerant synchronous interfacing methods for high-performance point-to-point communications in deep sub-micron SoCs","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; Concordia University","funders":"","keywords":"Interfacing; Skew; Computer science; Field-programmable gate array; Point (geometry); Embedded system; Clock skew; CMOS; Computer hardware; Electronic engineering; Clock signal; Engineering; Jitter; Mathematics; Telecommunications","authors":[{"name":"Syed Rafay Hasan","is_ca":true},{"name":"Normand Bélanger","is_ca":true},{"name":"Yvon Savaria","is_ca":true},{"name":"M.O. Ahmad","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0142164979082733,"gpt":0.2857006558591448,"spread":0.2714841579508715,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002299084,0.0003985243,0.0001948159,0.000446439,0.000409536,0.0005227425,0.0007282815,0.0002137128,0.003631624],"category_scores_gemma":[0.0006379259,0.0001542604,0.0001321508,0.0004560922,0.000224566,0.0007228798,0.0005104615,0.0003131193,0.0004150475],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003039264,"about_ca_system_score_gemma":0.0003884571,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003314973,"about_ca_topic_score_gemma":0.001853687,"domain_scores_codex":[0.9998177,0.00003634779,0.0000171171,0.00003062955,0.00007554219,0.00002261369],"domain_scores_gemma":[0.9996291,0.00008895004,0.00006689286,0.0001110811,0.00008609815,0.0000177554],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0005105995,0.000145306,0.001457759,0.0002582883,0.00005852207,0.000175371,0.0004376586,0.02770082,0.2342762,0.04355137,0.00340534,0.6880228],"study_design_scores_gemma":[0.0001592663,0.001234604,0.001692937,0.00006342709,0.0001530621,0.0009487059,0.0003443328,0.5436789,0.3888284,0.03100482,0.03183606,0.00005551839],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.09226262,0.00071354,0.8986939,0.00009883124,0.0001122661,0.00005584407,0.00004772703,0.001483106,0.006532234],"genre_scores_gemma":[0.7761436,0.0003567442,0.2157218,0.0001472548,0.00007060763,0.00006132275,0.00007187072,0.0001338219,0.007293046],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.003631624,"threshold_uncertainty_score":0.01214898,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4318040435","doi":"10.1016/j.vlsi.2023.01.016","title":"Compact agile Tchebycheff transform variant for temporal compression of neural signals on brain-implantable microsystems","year":2023,"lang":"en","type":"article","venue":"Integration","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"York University","funders":"","keywords":"Computer science; SIGNAL (programming language); Energy (signal processing); Algorithm; Artificial intelligence; Mathematics","authors":[{"name":"Sirous Farsiani","is_ca":false},{"name":"Amir M. Sodagar","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03196893707919279,"gpt":0.2661296119154478,"spread":0.234160674836255,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001230617,0.0002838606,0.0001646605,0.0001872933,0.000164343,0.0004078767,0.0004314937,0.0002856595,0.003096978],"category_scores_gemma":[0.0002374563,0.0000827223,0.00009738602,0.0003298746,0.0001891111,0.0004221813,0.0002571881,0.0004136399,0.000557193],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000348388,"about_ca_system_score_gemma":0.000214804,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003328304,"about_ca_topic_score_gemma":0.0009154925,"domain_scores_codex":[0.99991,0.00001119461,0.000003493225,0.00001178233,0.00005013737,0.00001335984],"domain_scores_gemma":[0.999892,0.00003231116,0.00001549498,0.00001874471,0.00003259342,0.000008856535],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005052192,0.00007386698,0.0005544415,0.0001263922,0.00002802851,0.0003209379,0.0001015655,0.008160959,0.8287208,0.05717976,0.002301547,0.1019264],"study_design_scores_gemma":[0.00004667023,0.0006360983,0.001614467,0.00004073221,0.00003294699,0.001606555,0.00007309261,0.2775393,0.6903476,0.008002986,0.02002107,0.00003856838],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.380853,0.002639644,0.5805531,0.0007098243,0.000225229,0.00009844677,0.0002406334,0.00066063,0.03401948],"genre_scores_gemma":[0.9307525,0.0005706151,0.06108802,0.0001413134,0.00005519155,0.00004265592,0.0001199412,0.00006421385,0.007165511],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003096978,"threshold_uncertainty_score":0.01036036,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2912177847","doi":"10.1016/j.vlsi.2019.01.004","title":"Kernel-based template attacks of cryptographic circuits using static power","year":2019,"lang":"en","type":"article","venue":"Integration","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Side channel attack; Computer science; Power analysis; Parametric statistics; Electronic circuit; Dynamic demand; Cryptography; Probabilistic logic; Electronic engineering; Static analysis; Power (physics); Algorithm; Engineering; Electrical engineering; Mathematics","authors":[{"name":"Jiming Xu","is_ca":true},{"name":"Howard M. Heys","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02498811051159107,"gpt":0.2961857292463071,"spread":0.271197618734716,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006558454,0.0006469261,0.0005736612,0.0006015544,0.0004363839,0.001786133,0.001273578,0.0008334769,0.005729758],"category_scores_gemma":[0.002603319,0.0003869169,0.0006126606,0.0007031803,0.001085445,0.003585096,0.001749451,0.001187288,0.001279624],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008983138,"about_ca_system_score_gemma":0.000615339,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002276041,"about_ca_topic_score_gemma":0.0003398657,"domain_scores_codex":[0.9987066,0.0002126153,0.00006143558,0.0001773574,0.0006166386,0.0002254304],"domain_scores_gemma":[0.998481,0.000357322,0.0001538309,0.000814413,0.0001463891,0.00004711059],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001842114,0.0005010617,0.003342789,0.0003373961,0.0001945945,0.0005670687,0.0004126075,0.06653191,0.2003303,0.4723372,0.005314814,0.2482881],"study_design_scores_gemma":[0.0001133227,0.0005786559,0.001039967,0.00005472881,0.0001425756,0.0006451702,0.00006002849,0.6182602,0.2412213,0.1286274,0.009198016,0.00005860294],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2598801,0.0004754104,0.7036509,0.0004270449,0.0001680239,0.0001305012,0.0000859063,0.00535317,0.02982887],"genre_scores_gemma":[0.97123,0.00009263846,0.02407539,0.00008252962,0.00002614658,0.00002900581,0.00004319756,0.0002023533,0.004218609],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.005729758,"threshold_uncertainty_score":0.01916796,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2004379154","doi":"10.1016/j.vlsi.2006.02.002","title":"Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip","year":2006,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Reconfigurability; Embedded system; Scalability; Overhead (engineering); Computer science; Flexibility (engineering); System on a chip; Computer architecture; Testability; Engineering; Reliability engineering; Operating system","authors":[{"name":"Zahra Sadat Ebadi","is_ca":true},{"name":"Alireza Nasiri Avanaki","is_ca":false},{"name":"Resve Saleh","is_ca":true},{"name":"A. Ivanov","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04214418407946698,"gpt":0.2998784366247405,"spread":0.2577342525452735,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005462697,0.0005610612,0.0005108451,0.0009779549,0.0005252695,0.001095792,0.003136885,0.0006874239,0.002953005],"category_scores_gemma":[0.001138389,0.0003359858,0.0003434449,0.0004982808,0.0003885905,0.0008946016,0.0006087613,0.0005241623,0.0005069132],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007000824,"about_ca_system_score_gemma":0.000872139,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001092343,"about_ca_topic_score_gemma":0.001511649,"domain_scores_codex":[0.9993438,0.0001062475,0.00005322467,0.0001634069,0.0001975887,0.0001356309],"domain_scores_gemma":[0.9989607,0.0002199626,0.0002041575,0.0002500756,0.0002881247,0.00007708686],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001318385,0.0004353434,0.005952621,0.0005193679,0.0003947331,0.00116009,0.0005195507,0.03113233,0.4973293,0.03093002,0.01307418,0.417234],"study_design_scores_gemma":[0.0004055472,0.002087389,0.005686064,0.00006907641,0.0004848689,0.002600059,0.0001037467,0.4037061,0.546165,0.005620186,0.03289844,0.0001735429],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1441665,0.0009268085,0.8385032,0.0003586808,0.0002748527,0.0003268284,0.0002268748,0.009153956,0.00606223],"genre_scores_gemma":[0.887007,0.0001234978,0.109542,0.0002705106,0.00006214236,0.0001654128,0.0002154889,0.0001001385,0.002513761],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003136885,"threshold_uncertainty_score":0.009878755,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4406822203","doi":"10.1016/j.vlsi.2025.102348","title":"Third-order resonance networks and their application to chaos generation","year":2025,"lang":"en","type":"article","venue":"Integration","topic":"stochastic dynamics and bifurcation","field":"Physics and Astronomy","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"CHAOS (operating system); Resonance (particle physics); Order (exchange); Computer science; Physics; Engineering; Mathematics; Quantum mechanics; Economics","authors":[{"name":"Ahmed S. Elwakil","is_ca":true},{"name":"Brent Maundy","is_ca":true},{"name":"Costas Psychalinos","is_ca":false},{"name":"Amr Elsonbaty","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.00498902290753999,"gpt":0.2341889038051292,"spread":0.2291998808975892,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001021721,0.0004362163,0.00057183,0.001466249,0.0005543642,0.001298383,0.000732115,0.001221253,0.002166851],"category_scores_gemma":[0.005908026,0.0004149363,0.0006496914,0.001016019,0.001474013,0.001662486,0.0009237573,0.001090262,0.0002032277],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009334658,"about_ca_system_score_gemma":0.0003931398,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001818111,"about_ca_topic_score_gemma":0.001608079,"domain_scores_codex":[0.9998252,0.00007668593,0.000008491407,0.00003036795,0.00003944589,0.00001993625],"domain_scores_gemma":[0.9967152,0.002479026,0.0003222152,0.000139323,0.0002058212,0.0001384013],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003011295,0.00003701809,0.0008507096,0.00005321878,0.000028899,0.0001131581,0.0001717222,0.2167761,0.002381491,0.7653734,0.0005301993,0.01365401],"study_design_scores_gemma":[0.000002972468,0.000006858165,0.0001678921,0.000007956073,0.000005759352,0.00003921535,0.00001388878,0.8316711,0.0002714645,0.1672337,0.0005694692,0.000009713481],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1135534,0.002089613,0.8641316,0.0007501817,0.0001518355,0.00004097484,0.00009313259,0.000192449,0.01899687],"genre_scores_gemma":[0.9196169,0.002219273,0.06962322,0.0001261488,0.0002025583,0.00008195129,0.00006067303,0.00009641821,0.007972728],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002166851,"threshold_uncertainty_score":0.007248819,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1782999710","doi":"10.1016/j.vlsi.2015.09.005","title":"Design of a hybrid non-volatile SRAM cell for concurrent SEU detection and correction","year":2015,"lang":"en","type":"article","venue":"Integration","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Static random-access memory; Memory cell; Soft error; Transistor; Computer science; Electronic engineering; Error detection and correction; Transmission (telecommunications); Scheme (mathematics); Embedded system; Computer hardware; Electrical engineering; Engineering; Voltage; Algorithm","authors":[{"name":"Pilin Junsangsri","is_ca":false},{"name":"Jie Han","is_ca":true},{"name":"Fabrizio Lombardi","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01224238376787498,"gpt":0.2236374935778681,"spread":0.2113951098099931,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001001238,0.0003268017,0.0004593081,0.0003289921,0.0004304625,0.0006807256,0.002148966,0.0005649815,0.002012173],"category_scores_gemma":[0.0001896056,0.0002682451,0.0002498373,0.0002999279,0.0001191976,0.0005042802,0.0003954346,0.0002236436,0.0006818352],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004336522,"about_ca_system_score_gemma":0.000659548,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009538516,"about_ca_topic_score_gemma":0.003648265,"domain_scores_codex":[0.9998481,0.000009899212,0.00001151026,0.00004567198,0.00006415916,0.00002061989],"domain_scores_gemma":[0.9997272,0.00002942858,0.00004474067,0.00003202565,0.0001423511,0.00002431344],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000490502,0.0001902636,0.002866618,0.0004778122,0.0003308299,0.0008465648,0.0001475136,0.02442384,0.82821,0.003985096,0.004753406,0.1332775],"study_design_scores_gemma":[0.0001417884,0.002304473,0.004575065,0.00005385086,0.0003584145,0.002867698,0.0001082844,0.3729054,0.587538,0.00120373,0.02784946,0.00009385301],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4535166,0.003919803,0.5191594,0.0006054931,0.0007908609,0.0004243031,0.0008143578,0.004203671,0.01656569],"genre_scores_gemma":[0.895337,0.0003010096,0.09697242,0.0002229319,0.00007668154,0.000135532,0.0002233578,0.00006886608,0.006662132],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002148966,"threshold_uncertainty_score":0.006731331,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4403561333","doi":"10.1016/j.vlsi.2024.102300","title":"VLFF — A very low-power flip-flop with only two clock transistors","year":2024,"lang":"en","type":"article","venue":"Integration","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Flip-flop; Transistor; Power (physics); Flip; Electrical engineering; Computer science; Engineering; Physics; CMOS; Voltage","authors":[{"name":"Yugal Kishore Maheshwari","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.005390633069475298,"gpt":0.19781183031761,"spread":0.1924211972481348,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001339543,0.0001956566,0.0001606143,0.0003296392,0.0001979642,0.0003222082,0.0005909684,0.0003136293,0.001604785],"category_scores_gemma":[0.0002963462,0.00007832234,0.0001811861,0.000237537,0.0002048455,0.0005485051,0.0001792302,0.0002218576,0.0002675688],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003146017,"about_ca_system_score_gemma":0.0003756339,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007805344,"about_ca_topic_score_gemma":0.001924485,"domain_scores_codex":[0.9998779,0.00001407967,0.000007341956,0.00002757539,0.00004621626,0.00002678105],"domain_scores_gemma":[0.9998722,0.00003516676,0.00002438245,0.00001617442,0.00004411089,0.000007876176],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000486678,0.000102037,0.006501441,0.00079368,0.00009990585,0.000779608,0.0001063069,0.0205066,0.6321901,0.008920696,0.004811306,0.3247016],"study_design_scores_gemma":[0.0001351529,0.003086557,0.01040811,0.0001570727,0.0001907556,0.004282718,0.0001051264,0.1000102,0.7807779,0.003087982,0.09767263,0.00008585575],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6543564,0.004404015,0.3238325,0.0004652255,0.0003023942,0.0001652716,0.000598509,0.001927721,0.01394791],"genre_scores_gemma":[0.9454446,0.000583087,0.04762574,0.0001836321,0.00004121606,0.00004993982,0.000375615,0.00004559201,0.005650498],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001604785,"threshold_uncertainty_score":0.00536859,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4416724757","doi":"10.1016/j.vlsi.2025.102607","title":"Higher-order filters based on the Mittag-Leffler function","year":2025,"lang":"en","type":"article","venue":"Integration","topic":"Advanced Control Systems Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Transfer function; Impulse response; Filter (signal processing); Cascade; Finite impulse response; Network synthesis filters; Digital filter; Function (biology); Laplace transform; Operator (biology)","authors":[{"name":"Ahmed S. Elwakil","is_ca":true},{"name":"Brent Maundy","is_ca":true},{"name":"Anis Allagui","is_ca":false},{"name":"Costas Psychalinos","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.008804257337045816,"gpt":0.2082286290678082,"spread":0.1994243717307624,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008191371,0.0008773366,0.0008161861,0.0009765122,0.0004069892,0.001743819,0.000696513,0.001387346,0.004297866],"category_scores_gemma":[0.001699313,0.0002773452,0.0006902096,0.0007649558,0.0006737675,0.001766705,0.0004553849,0.001405831,0.002372353],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008254054,"about_ca_system_score_gemma":0.000445837,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008985534,"about_ca_topic_score_gemma":0.001143549,"domain_scores_codex":[0.9994473,0.0001777274,0.00003309629,0.00007752868,0.0002050459,0.00005926251],"domain_scores_gemma":[0.9995017,0.0002125896,0.00005150304,0.00008474759,0.0001225548,0.00002684228],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0003894836,0.0001680593,0.0005430089,0.0002242859,0.00009871486,0.0001385324,0.0002919908,0.05938242,0.1188962,0.6090592,0.002582408,0.2082256],"study_design_scores_gemma":[0.00006340361,0.0002577513,0.0006716077,0.00005525206,0.00008005724,0.0002855175,0.00002898851,0.8007161,0.07544523,0.09967113,0.02261916,0.00010582],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.009736875,0.0005131562,0.9837176,0.0001098667,0.00009178895,0.00001883562,0.00001542542,0.0004305159,0.005365872],"genre_scores_gemma":[0.4721902,0.001387629,0.4983923,0.0003478939,0.0002780331,0.0001331616,0.0001393591,0.0003142862,0.02681712],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004297866,"threshold_uncertainty_score":0.01437777,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4405104377","doi":"10.1016/j.vlsi.2024.102309","title":"Eh-DRVP: Combining placement and global routing data in a hyper-image-based DRV predictor","year":2024,"lang":"en","type":"article","venue":"Integration","topic":"Image and Video Quality Assessment","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"Conselho Nacional de Desenvolvimento Científico e Tecnológico; Natural Sciences and Engineering Research Council of Canada; Coordenação de Aperfeiçoamento de Pessoal de Nível Superior","keywords":"Routing (electronic design automation); Image (mathematics); Computer science; Artificial intelligence; Embedded system","authors":[{"name":"Sheiny Fabre Almeida","is_ca":false},{"name":"Renan Netto","is_ca":false},{"name":"Tiago Augusto Fontana","is_ca":false},{"name":"Erfan Aghaeekiasaraee","is_ca":true},{"name":"Upma Gandhi","is_ca":true},{"name":"Aysa Fakheri Tabrizi","is_ca":true},{"name":"José Luís Güntzel","is_ca":false},{"name":"Laleh Behjat","is_ca":true},{"name":"Cristina Meinhardt","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05036545527623341,"gpt":0.3519901984493025,"spread":0.301624743173069,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005686868,0.0006748167,0.0005951219,0.0008297109,0.0003305202,0.001192664,0.001640803,0.0004346108,0.005495296],"category_scores_gemma":[0.001565746,0.0003319214,0.0002225468,0.0007787614,0.0002622716,0.001227571,0.001263157,0.0007700238,0.001130913],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005926882,"about_ca_system_score_gemma":0.00158743,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.005446466,"about_ca_topic_score_gemma":0.01254626,"domain_scores_codex":[0.9996542,0.00004493949,0.00002029159,0.00007301589,0.000149983,0.00005753925],"domain_scores_gemma":[0.9993987,0.0001508096,0.00005353712,0.000135621,0.0002010557,0.00006031787],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0007413247,0.0003278872,0.006404331,0.0001565576,0.00009879042,0.0001711769,0.0001189719,0.2059563,0.05184425,0.004853591,0.01113661,0.7181903],"study_design_scores_gemma":[0.00003397822,0.0001887194,0.0007840111,0.00001445255,0.00002865568,0.00006136418,0.00004299931,0.9707471,0.02335324,0.001818622,0.002905768,0.00002120155],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05844255,0.0004926866,0.9254282,0.0002519099,0.0001640028,0.0001302419,0.0003075135,0.01006858,0.004714339],"genre_scores_gemma":[0.5878512,0.0002870292,0.4019601,0.0002151679,0.00007614044,0.00008776355,0.000761664,0.0004396045,0.008321285],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.005495296,"threshold_uncertainty_score":0.01838362,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1981274326","doi":"10.1016/j.vlsi.2004.01.004","title":"New approach to design for reusability of arithmetic cores in systems-on-chip","year":2004,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Taiwan Semiconductor Manufacturing Company","keywords":"Reusability; Macrocell; Computer architecture; Computer science; Embedded system; System on a chip; Implementation; Architecture; Chip; CMOS; Multiplier (economics); Parallel computing; Computer hardware; Electronic engineering; Engineering; Software; Telecommunications; Software engineering; Programming language","authors":[{"name":"Martin Margala","is_ca":false},{"name":"Hongfan Wang","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03630358256661571,"gpt":0.2469672321079254,"spread":0.2106636495413097,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008129796,0.001000502,0.0006396021,0.0009965309,0.0006898502,0.001441425,0.002241765,0.0007959969,0.003126257],"category_scores_gemma":[0.001457087,0.0005767862,0.0007367936,0.0006101929,0.0007486095,0.002133599,0.001058867,0.001795168,0.0007260667],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008039434,"about_ca_system_score_gemma":0.0009505542,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001057887,"about_ca_topic_score_gemma":0.003218032,"domain_scores_codex":[0.9990469,0.000145412,0.00007312249,0.0001516485,0.0004799386,0.0001030092],"domain_scores_gemma":[0.9991122,0.000192689,0.00006867707,0.0002842942,0.0003075357,0.00003453579],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002847355,0.0004127277,0.001231504,0.000639379,0.0002396466,0.0003590385,0.0007016452,0.07435887,0.1924178,0.2856693,0.008967415,0.4347179],"study_design_scores_gemma":[0.0001533801,0.0005415928,0.0005862224,0.00008392995,0.0003510211,0.0006993925,0.0001097593,0.6721944,0.1451399,0.1171763,0.06287656,0.00008772626],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01008188,0.00031403,0.9848861,0.0001680013,0.00009058686,0.00007629255,0.00002214454,0.000756905,0.003604025],"genre_scores_gemma":[0.2022896,0.0004903746,0.7889928,0.0003574178,0.0001414206,0.000342409,0.0001208883,0.0003722921,0.006892839],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003126257,"threshold_uncertainty_score":0.01045841,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4415817525","doi":"10.1016/j.vlsi.2025.102593","title":"Micro-display backplane power reduction techniques: Column segmentation and row charge sharing","year":2025,"lang":"en","type":"article","venue":"Integration","topic":"Green IT and Sustainability","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Backplane; Column (typography); Video Graphics Array; Charge sharing; Reduction (mathematics); Power (physics); Segmentation; Block (permutation group theory); Power consumption","authors":[{"name":"Shubham Ranjan","is_ca":true},{"name":"Sheida Gohardehi","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.004248408377159522,"gpt":0.2304014656104842,"spread":0.2261530572333247,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006974535,0.0004766874,0.0002793459,0.0003801166,0.0003113235,0.0006284757,0.001433594,0.000325238,0.004521112],"category_scores_gemma":[0.0002596051,0.0002392542,0.0003254814,0.0005462263,0.0001718022,0.00107045,0.0003517382,0.0003475076,0.001073514],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005787064,"about_ca_system_score_gemma":0.0003504765,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001851883,"about_ca_topic_score_gemma":0.003203124,"domain_scores_codex":[0.9998322,0.000008319399,0.000008506249,0.00004889536,0.00007097075,0.00003121592],"domain_scores_gemma":[0.999769,0.00003176257,0.00004061499,0.00004587191,0.00009831403,0.00001442181],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002673494,0.0001839268,0.001298505,0.0003213617,0.0000637972,0.0002099524,0.0002369875,0.004013099,0.8202137,0.002599345,0.004920024,0.1656719],"study_design_scores_gemma":[0.00003418118,0.0005233796,0.004415546,0.00002684638,0.00006150699,0.0008522429,0.0001051273,0.0475096,0.924795,0.0007428295,0.02089429,0.00003948369],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5946246,0.003661935,0.3711511,0.0009309532,0.0003988701,0.0002674329,0.000511457,0.007295247,0.02115837],"genre_scores_gemma":[0.9112679,0.000550013,0.07453353,0.0003415548,0.000067865,0.00006631453,0.000254087,0.0002528727,0.01266583],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.004521112,"threshold_uncertainty_score":0.01512462,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4283008914","doi":"10.1016/j.vlsi.2022.06.002","title":"Synthesis of resonance-based common-gate fully differential band-pass filters","year":2022,"lang":"en","type":"article","venue":"Integration","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Resonance (particle physics); Network synthesis filters; Differential (mechanical device); Band-pass filter; RLC circuit; Electronic engineering; Mathematics; Computer science; Topology (electrical circuits); Engineering; Physics; Electrical engineering; Capacitor","authors":[{"name":"Ahmed S. Elwakil","is_ca":true},{"name":"Brent Maundy","is_ca":true},{"name":"Costas Psychalinos","is_ca":false},{"name":"Mohamed B. Elamien","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01144813619080927,"gpt":0.2021258052570904,"spread":0.1906776690662811,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001180335,0.0003786204,0.0002868617,0.0001618576,0.0002477492,0.0005810002,0.0007110768,0.0004873646,0.002129866],"category_scores_gemma":[0.0002375598,0.0001864879,0.0002721676,0.0001420417,0.0001914722,0.0003175218,0.0002083234,0.0002259907,0.000532535],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005737243,"about_ca_system_score_gemma":0.0003595256,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007894093,"about_ca_topic_score_gemma":0.002235864,"domain_scores_codex":[0.9998531,0.00001370202,0.00000651026,0.00004138392,0.00005629158,0.0000288927],"domain_scores_gemma":[0.9998777,0.00003424914,0.00002630544,0.00001675236,0.00003668258,0.000008268475],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002136554,0.00008419662,0.0002217801,0.0001991632,0.00005804884,0.0001416684,0.0001370081,0.02054034,0.9027401,0.02290052,0.0008953692,0.05186833],"study_design_scores_gemma":[0.00008622657,0.000737683,0.00116435,0.00003873792,0.00009649461,0.0004143721,0.00004992334,0.2096298,0.7616425,0.003630518,0.02247098,0.00003841392],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3332076,0.0007694007,0.6233107,0.0002128465,0.0002068566,0.0001225418,0.0003010788,0.001613594,0.04025533],"genre_scores_gemma":[0.9042796,0.0002076928,0.08772384,0.00008204603,0.00002591229,0.00004361527,0.0001602168,0.00008968197,0.007387486],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002129866,"threshold_uncertainty_score":0.00712508,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}