{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":19,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":19,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"3aef250c0a62","filters":{"venue":"International Journal of Reconfigurable Computing"}},"results":[{"id":"W2008781896","doi":"10.1155/2011/514581","title":"The Potential for a GPU-Like Overlay Architecture for FPGAs","year":2011,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Datapath; Parallel computing; Field-programmable gate array; Stratix; Pipeline (software); Multithreading; Computer architecture; Architecture; Thread (computing); Embedded system; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02187657997714318,"gpt":0.2713674640430026,"spread":0.2494908840658594,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001138691,0.0001340694,0.0001834734,0.0001652403,0.0002884328,0.0003008065,0.001869506,0.00005734608,0.0000063256],"category_scores_gemma":[0.0002275459,0.00009849075,0.0002746571,0.00009409805,0.00003797564,0.0002271913,0.00008261516,0.0001826379,0.00000175651],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005550784,"about_ca_system_score_gemma":0.0001257272,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000005806863,"about_ca_topic_score_gemma":0.000001896481,"domain_scores_codex":[0.9986005,0.00006137424,0.0005834128,0.0001933747,0.0003025512,0.0002588328],"domain_scores_gemma":[0.9972125,0.0005433018,0.0007321044,0.0001885366,0.00125203,0.00007155026],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004687393,0.0001731698,0.00008693687,0.00003108348,0.0006192253,0.00003518147,0.002107771,0.08476006,0.0009720474,0.05264317,0.03329974,0.8248029],"study_design_scores_gemma":[0.001660001,0.0004672587,0.0002530733,0.0002148606,0.00002534753,0.0007507773,0.00006946523,0.8308161,0.008699356,0.06457803,0.09214883,0.0003168992],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001703212,0.0002505773,0.9914883,0.001426895,0.00323269,0.0002131646,0.000003581352,0.00007604745,0.001605562],"genre_scores_gemma":[0.447387,0.00004462619,0.5510388,0.0004596639,0.000693452,0.00000737461,0.000002491088,0.00001677727,0.0003498373],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.824486,"threshold_uncertainty_score":0.4016336,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2594291537","doi":"10.1155/2017/2410408","title":"Efficient Realization of BCD Multipliers Using FPGAs","year":2017,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; Royal Military College of Canada","funders":"","keywords":"Adder; Lookup table; Computer science; Field-programmable gate array; Binary number; Multiplier (economics); Reduction (mathematics); Virtex; Arithmetic; Parallel computing; Realization (probability); Algorithm; Computer hardware; Mathematics; Latency (audio)","retraction":null,"screen_n_in":null,"score":{"opus":0.02042601751895775,"gpt":0.2738982005831669,"spread":0.2534721830642092,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005463943,0.0001272678,0.0002413484,0.0002783073,0.0001261299,0.0001295496,0.0006904402,0.00006091418,0.00004023001],"category_scores_gemma":[0.0001710904,0.0001252286,0.0001075579,0.00005484438,0.00005322288,0.0002279471,0.00003343032,0.0001914696,0.000005908132],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001965523,"about_ca_system_score_gemma":0.00005904631,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003014799,"about_ca_topic_score_gemma":0.000001650178,"domain_scores_codex":[0.9986401,0.00002162348,0.0006549237,0.00009442634,0.0004135315,0.0001754591],"domain_scores_gemma":[0.9983193,0.00007752798,0.0007651193,0.0001934771,0.0005802774,0.00006434112],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000212855,0.00002065784,0.002198712,0.00002732556,0.0001472001,0.00002060416,0.0003337807,0.9528351,0.02722634,0.0001809998,0.0001419581,0.01684608],"study_design_scores_gemma":[0.0007412506,0.00002957035,0.003173818,0.0005042211,0.00002024239,0.0001504483,0.00007480513,0.9497712,0.04488472,0.00007824176,0.0004383923,0.0001330836],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8709083,0.0001572262,0.1208486,0.00003420354,0.003830468,0.00006124088,0.000004165651,0.00002816426,0.004127617],"genre_scores_gemma":[0.994838,0.0000430988,0.004682613,0.00001087569,0.0003804153,2.001322e-7,0.000001656889,0.00002434533,0.00001878571],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1239297,"threshold_uncertainty_score":0.5106676,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2048718388","doi":"10.1155/2009/145130","title":"Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs","year":2009,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Stratix; Field-programmable gate array; Computer science; Scheme (mathematics); Lookup table; Digital signal processing; Ranging; Embedded system; Parallel computing; Computer hardware; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.01324766999134828,"gpt":0.2725722334241653,"spread":0.259324563432817,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001406203,0.000261755,0.0004093835,0.0004861103,0.0001226545,0.0001367363,0.0005312391,0.0001000762,0.00006774819],"category_scores_gemma":[0.0002658081,0.000273685,0.0002149261,0.0002341281,0.00001682747,0.0002081765,0.00002577308,0.0003781687,0.000003639952],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004230668,"about_ca_system_score_gemma":0.00007604252,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000008123226,"about_ca_topic_score_gemma":0.000004847363,"domain_scores_codex":[0.9974906,0.00003756295,0.001144449,0.0002131612,0.0004697446,0.0006444313],"domain_scores_gemma":[0.9984939,0.0003600296,0.0004332145,0.0001332218,0.0004665793,0.0001131264],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008866841,0.0001087721,0.001240721,0.00002810881,0.0001727631,0.00006178435,0.001240198,0.8215572,0.1577593,0.00006525975,0.0001865096,0.01749076],"study_design_scores_gemma":[0.003549034,0.00007564344,0.0007646087,0.0004310751,0.00001952988,0.0001032512,0.000403055,0.9598652,0.03366644,0.0000727922,0.0007671728,0.0002822191],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8900163,0.0002859634,0.1073456,0.00007774461,0.001472214,0.0002692118,0.00000941454,0.00006890235,0.0004545992],"genre_scores_gemma":[0.9440783,0.0000100726,0.05532407,0.00008971155,0.0004409936,0.000001737891,0.000004748021,0.00003523966,0.00001507266],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.138308,"threshold_uncertainty_score":0.9999715,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2056747160","doi":"10.1155/2012/127302","title":"Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms","year":2011,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Control reconfiguration; Field-programmable gate array; Bitstream; Embedded system; Overhead (engineering); Reconfigurable computing; Partition (number theory); Context (archaeology); Computer architecture; Computer hardware; Operating system; Algorithm; Decoding methods","retraction":null,"screen_n_in":null,"score":{"opus":0.09221528256932414,"gpt":0.3060291999767329,"spread":0.2138139174074087,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001933671,0.0002564701,0.0004216587,0.0006522095,0.0002179623,0.0005116867,0.00124624,0.0001128184,0.00003092716],"category_scores_gemma":[0.0001915365,0.0002425183,0.0001356806,0.0003342725,0.00004164461,0.001140929,0.0001392763,0.000330658,0.000006841937],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002732109,"about_ca_system_score_gemma":0.0002552522,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001126701,"about_ca_topic_score_gemma":0.000003989428,"domain_scores_codex":[0.9972519,0.0001361002,0.001200989,0.0003878776,0.0006231191,0.0003999619],"domain_scores_gemma":[0.9971488,0.000237091,0.001226058,0.0002739758,0.0008898582,0.0002241761],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002608048,0.0003415727,0.005472984,0.0001427179,0.0006058647,0.0009006961,0.01156116,0.04190829,0.2062334,0.01684333,0.001294162,0.714435],"study_design_scores_gemma":[0.0007324623,0.0002688708,0.0004352585,0.0009019793,0.00002033448,0.001266676,0.0001877941,0.6360763,0.3561116,0.002847429,0.0007224139,0.0004288472],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2161721,0.0001175663,0.7793114,0.0001448942,0.001554999,0.0001580005,0.000001179962,0.0001023544,0.002437605],"genre_scores_gemma":[0.7293953,0.000004804391,0.2698935,0.0003041749,0.0003667164,9.069554e-7,9.588576e-7,0.00001875764,0.00001480866],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7140062,"threshold_uncertainty_score":0.9889609,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2173609013","doi":"10.1155/2008/736203","title":"The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units","year":2008,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Engineering and Physical Sciences Research Council","keywords":"Field-programmable gate array; Computer science; Interface (matter); Parallel computing; Floating point; Routing (electronic design automation); Point (geometry); Embedded system; Algorithm; Mathematics; Geometry","retraction":null,"screen_n_in":null,"score":{"opus":0.02021146483633229,"gpt":0.2426125445848633,"spread":0.222401079748531,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008238434,0.0002325837,0.0003290591,0.0003384479,0.0001284485,0.0001231889,0.0007160466,0.00007938132,0.0000329145],"category_scores_gemma":[0.0003153455,0.000166347,0.00008807068,0.0003655262,0.0000983728,0.0002341475,0.0000342294,0.0006395042,0.000008546077],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002083469,"about_ca_system_score_gemma":0.000105308,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002748809,"about_ca_topic_score_gemma":0.00003738296,"domain_scores_codex":[0.9981592,0.00009402697,0.0008315205,0.0001512033,0.0004356385,0.0003284537],"domain_scores_gemma":[0.9981875,0.0004980536,0.0003461909,0.0001581505,0.0007231866,0.00008685551],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006115009,0.0002687897,0.003601891,0.0001079317,0.001316145,0.002878368,0.008771898,0.6881996,0.04109699,0.003161483,0.01503706,0.2349483],"study_design_scores_gemma":[0.005630768,0.001227951,0.001934963,0.002929932,0.00006356571,0.0137015,0.002767177,0.8180308,0.1350152,0.005851903,0.01151664,0.00132961],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7253731,0.001752301,0.2546256,0.00124206,0.001908985,0.0003537634,0.00000741833,0.0003278286,0.01440892],"genre_scores_gemma":[0.9912941,0.0002144959,0.0079766,0.00007811128,0.0002539766,0.000002202667,0.000002971496,0.00003719844,0.0001402704],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2659211,"threshold_uncertainty_score":0.6783433,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2008529837","doi":"10.1155/2009/529512","title":"A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications","year":2009,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University; Communications Research Centre Canada","funders":"","keywords":"Polyphase system; Computer science; Digital signal processing; Fast Fourier transform; Electronic circuit; Modular design; Circuit complexity; Throughput; Systolic array; Parallel computing; Wireless; Embedded system; Computer architecture; Computer hardware; Very-large-scale integration; Electronic engineering; Algorithm; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02035848365352217,"gpt":0.2923679542863911,"spread":0.2720094706328689,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004861045,0.0001563218,0.0002436498,0.0002753538,0.0001219971,0.0005554871,0.000818837,0.00004772994,0.000007685683],"category_scores_gemma":[0.00007383874,0.0001435563,0.0001180189,0.0001451709,0.0000274983,0.0007122167,0.0000166499,0.0001675674,0.000004104623],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007236953,"about_ca_system_score_gemma":0.0000916585,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000005753244,"about_ca_topic_score_gemma":0.00000166069,"domain_scores_codex":[0.9985343,0.0000468008,0.0006311784,0.0002523786,0.0002924266,0.0002429372],"domain_scores_gemma":[0.9981905,0.0002816191,0.0005542992,0.0001623354,0.0006759929,0.0001352949],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00004121328,0.00006548361,0.00006067078,0.00001746595,0.0000989733,0.000008529968,0.0006554695,0.0005646663,0.0369104,0.0147749,0.0004651479,0.9463371],"study_design_scores_gemma":[0.01353621,0.002638239,0.005136779,0.001780567,0.0001522462,0.005810079,0.00103643,0.2795341,0.3001835,0.1509631,0.2370057,0.00222301],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01536519,0.0001614468,0.9773049,0.002437546,0.0005878552,0.0003382053,0.00001233395,0.00004329032,0.0037492],"genre_scores_gemma":[0.9363003,0.00002870773,0.06245159,0.0007348729,0.000329661,0.000007648221,0.00000782992,0.000009681399,0.0001296655],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9441141,"threshold_uncertainty_score":0.5854058,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3118782677","doi":"10.1155/2021/8818788","title":"A Method for Run-Time Prediction of On-Chip Thermal Conditions in Dynamically Reconfigurable SOPCs","year":2021,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Field-programmable gate array; Task (project management); Embedded system; Transient (computer programming); Field (mathematics); Power (physics); Die (integrated circuit); Set (abstract data type); Real-time computing","retraction":null,"screen_n_in":null,"score":{"opus":0.01976169243379407,"gpt":0.3026732967534537,"spread":0.2829116043196597,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001431883,0.0001599833,0.0003931161,0.0004709115,0.00008434785,0.0001448097,0.0009354596,0.0001030804,0.00007149989],"category_scores_gemma":[0.0004369088,0.0001619331,0.0002320845,0.0003187534,0.00002953566,0.0003692525,0.00005098143,0.0003096819,0.000005818855],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001509756,"about_ca_system_score_gemma":0.0003540833,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009636768,"about_ca_topic_score_gemma":0.000001523285,"domain_scores_codex":[0.9977396,0.0002414343,0.001077069,0.000288314,0.0004172842,0.0002363403],"domain_scores_gemma":[0.9961969,0.001051825,0.0008987678,0.000221351,0.001553589,0.00007752438],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002116943,0.0008055816,0.001232329,0.00006826224,0.0005305099,0.0001552463,0.001148291,0.7214839,0.0861681,0.03444963,0.003546528,0.1502],"study_design_scores_gemma":[0.001324754,0.0002659071,0.001613507,0.0006209591,0.00001279422,0.0003629208,0.00004278048,0.9320313,0.05504293,0.007545237,0.0009715439,0.0001653252],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03895471,0.00009447341,0.9506842,0.001528663,0.000941338,0.0001479838,0.00003135729,0.00007038183,0.007546883],"genre_scores_gemma":[0.6119854,0.00003361969,0.3871065,0.0003465558,0.0002231703,0.000004225796,0.00002732848,0.00001672551,0.0002563683],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.5730308,"threshold_uncertainty_score":0.6603441,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2167500722","doi":"10.1155/2010/159367","title":"Mechanism of Resource Virtualization in RCS for Multitask Stream Applications","year":2010,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; Canadian Space Agency; CMC Microsystems; UBS","keywords":"Computer science; Embedded system; Virtualization; Field-programmable gate array; Pipeline (software); Overhead (engineering); Reconfigurable computing; Computer architecture; Cloud computing; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01265018694468078,"gpt":0.2702469637417604,"spread":0.2575967767970797,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001049842,0.00008735301,0.00020013,0.0003378494,0.00004995119,0.00009996696,0.000884135,0.00007143498,0.0000160137],"category_scores_gemma":[0.0001468958,0.00008374812,0.0001155485,0.0001777823,0.00001740973,0.0002935544,0.00004018369,0.0002164106,0.00000235024],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004937413,"about_ca_system_score_gemma":0.00007535259,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002462345,"about_ca_topic_score_gemma":0.00003312576,"domain_scores_codex":[0.9986064,0.00005129661,0.0007869999,0.0001524319,0.0002721246,0.000130712],"domain_scores_gemma":[0.9977112,0.0003861494,0.0008096338,0.0001581396,0.0008878705,0.00004699458],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005254866,0.0002271224,0.0008114162,0.00003525269,0.0001336584,0.000009236555,0.001173969,0.02834798,0.03096006,0.7004924,0.000693577,0.2370628],"study_design_scores_gemma":[0.001750175,0.0002102018,0.0003210163,0.0003521097,0.00001008408,0.0003748817,0.0004184833,0.9122853,0.03235712,0.0168691,0.0348142,0.0002373435],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0371867,0.00002865005,0.9582607,0.0003484831,0.002108907,0.0001878277,0.000003304747,0.00001603284,0.001859423],"genre_scores_gemma":[0.9772677,0.00000640897,0.02206374,0.00007886953,0.0004932189,0.000005632915,0.000003768235,0.000007900648,0.00007270346],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9400811,"threshold_uncertainty_score":0.3415149,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2098761425","doi":"10.1155/2011/648483","title":"PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability","year":2011,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Network Packet Processing and Optimization","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Bottleneck; Network packet; Implementation; Algorithm; Preprocessor; Software; Xeon; State (computer science); Parallel computing; Embedded system; Operating system; Computer network; Artificial intelligence; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.03564234488915612,"gpt":0.290925285919903,"spread":0.2552829410307469,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00104137,0.00013773,0.000202677,0.0002380128,0.0001325635,0.0001701234,0.0009873938,0.00004153688,0.00006148354],"category_scores_gemma":[0.000030483,0.0001196061,0.00006152152,0.0002505822,0.00006578319,0.001030472,0.00004783989,0.0001718534,0.000002271106],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001252863,"about_ca_system_score_gemma":0.0002039382,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006584606,"about_ca_topic_score_gemma":0.00002046635,"domain_scores_codex":[0.9981106,0.0001673635,0.0007248124,0.0002589176,0.0005507332,0.0001875731],"domain_scores_gemma":[0.9970298,0.00005772868,0.001087104,0.0002491136,0.001450114,0.00012613],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001978249,0.001063673,0.007436061,0.00002698693,0.0002691563,0.00004344731,0.006592825,0.07688682,0.001116637,0.004683994,0.0001060384,0.9015765],"study_design_scores_gemma":[0.000937096,0.0005258967,0.008836604,0.0001424249,0.00002335373,0.0002593188,0.001001199,0.9782323,0.008821421,0.0009542156,0.00008336765,0.0001828555],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3823265,0.00002439132,0.6164251,0.000097145,0.0004633883,0.00007404201,0.000009688928,0.00002917298,0.0005505113],"genre_scores_gemma":[0.7140874,0.000006998356,0.285695,0.00005272585,0.0001161259,9.90894e-7,0.00002880518,0.000007957237,0.000004044517],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9013937,"threshold_uncertainty_score":0.4877394,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1997936925","doi":"10.1155/2008/751863","title":"On the Power Dissipation of Embedded Memory Blocks Used to Implement Logic in Field-Programmable Gate Arrays","year":2008,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Field-programmable gate array; Electronic circuit; Flexibility (engineering); Power (physics); Logic block; Embedded system; Logic gate; CMOS; Parallel computing; Computer hardware; Computer engineering; Algorithm; Electronic engineering; Electrical engineering; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02506270651305301,"gpt":0.2673227776022539,"spread":0.2422600710892009,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006672255,0.0001457104,0.0002425882,0.0003277558,0.00005271178,0.00003795073,0.0004774303,0.00005005618,0.0003201388],"category_scores_gemma":[0.0001495061,0.0001120089,0.00009944716,0.0002021228,0.00001502103,0.0001553108,0.00002299266,0.0003057578,0.00001731594],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001666081,"about_ca_system_score_gemma":0.0000503463,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002002205,"about_ca_topic_score_gemma":0.00001173607,"domain_scores_codex":[0.9984099,0.00004728753,0.0007331131,0.0001120961,0.000462241,0.0002354225],"domain_scores_gemma":[0.9988788,0.0003746805,0.0002691704,0.0001468689,0.0002666002,0.00006382539],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001700796,0.0001343893,0.003236135,0.00002417017,0.0002576525,0.0001332953,0.005560775,0.9508141,0.01795289,0.0007476776,0.004344509,0.0166243],"study_design_scores_gemma":[0.005633282,0.002006502,0.01549621,0.002314283,0.000048055,0.0007951408,0.00243465,0.3360786,0.6273386,0.002758082,0.003976729,0.001119861],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9779304,0.00005381077,0.01645261,0.0005671402,0.001296996,0.0001770641,0.000002515258,0.00002707844,0.003492375],"genre_scores_gemma":[0.9983207,0.00002112888,0.001285133,0.0001753822,0.0001233302,0.00000345644,0.000001897589,0.00001723239,0.00005175507],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.6147355,"threshold_uncertainty_score":0.4567591,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2002013980","doi":"10.1155/2013/681894","title":"Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm","year":2013,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Network Packet Processing and Optimization","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Xeon; Scalability; Network packet; Parallel computing; Hardware acceleration; Speedup; Xeon Phi; Algorithm; Block (permutation group theory); Application-specific instruction-set processor; Embedded system; Instruction set; Computer hardware; Field-programmable gate array; Operating system; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.02045897926957338,"gpt":0.2544230019503378,"spread":0.2339640226807644,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000826835,0.0001742171,0.0002262588,0.0003171704,0.000171566,0.00102393,0.001294324,0.00008190869,0.00007950843],"category_scores_gemma":[0.000180066,0.0001603035,0.0001297805,0.0003465489,0.00003038732,0.001557798,0.00006196872,0.0003210806,0.00002815827],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001572118,"about_ca_system_score_gemma":0.0001689915,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002117877,"about_ca_topic_score_gemma":6.581514e-7,"domain_scores_codex":[0.9979907,0.00008247327,0.0007785706,0.0002709026,0.0006060323,0.0002713727],"domain_scores_gemma":[0.9966164,0.0002292264,0.001063513,0.000170685,0.001787981,0.0001321501],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00000983737,0.0001787279,0.001562085,0.00001676497,0.0001100991,0.00001897021,0.0003501427,0.03109783,0.005485445,0.001359158,0.006018054,0.9537929],"study_design_scores_gemma":[0.0006890706,0.00005664631,0.001440502,0.0002347041,0.000006473183,0.00009366713,0.000103622,0.9924363,0.001736563,0.0006023285,0.002413188,0.0001869603],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01061679,0.0001683002,0.9836971,0.00169628,0.002375103,0.00009550327,0.000001876231,0.00008134861,0.001267722],"genre_scores_gemma":[0.6257718,0.00001733183,0.3730488,0.000445205,0.0006425976,0.000002388426,0.00001329259,0.00001415765,0.00004445374],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9613385,"threshold_uncertainty_score":0.9873786,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3197405777","doi":"10.1155/2021/5512938","title":"A Decision-Making Method Providing Sustainability to FPGA-Based SoCs by Run-Time Structural Adaptation to Mode of Operation, Power Budget, and Die Temperature Variations","year":2021,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Field-programmable gate array; Adaptation (eye); Embedded system; Power (physics); Task (project management); Robotics; Embedded operating system; Set (abstract data type); Resource (disambiguation); Robot; Operating system; Artificial intelligence; Systems engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.008433260081343012,"gpt":0.3196459361492613,"spread":0.3112126760679183,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001468869,0.0001867776,0.000379514,0.000397416,0.0001683779,0.0005399504,0.0008039361,0.000095393,0.00002059645],"category_scores_gemma":[0.00222562,0.000179797,0.0001115583,0.0003732333,0.00001607149,0.0007461608,0.0001504995,0.0002560896,0.000001270689],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004403502,"about_ca_system_score_gemma":0.000745611,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004674076,"about_ca_topic_score_gemma":0.00001238078,"domain_scores_codex":[0.9972972,0.0003689778,0.001028003,0.0003867403,0.0006997761,0.0002193076],"domain_scores_gemma":[0.9933981,0.001177039,0.0006278804,0.0002697684,0.004388508,0.0001387607],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001815293,0.0001487364,0.0005048158,0.00009134057,0.0003081197,0.0001643869,0.01219922,0.4604833,0.2569281,0.008374648,0.002297879,0.2583179],"study_design_scores_gemma":[0.0005795034,0.0002647778,0.0005347079,0.0009541023,0.00001864969,0.0004312486,0.000490445,0.8473534,0.1370348,0.01152342,0.0004723316,0.0003425943],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.118729,0.0001233014,0.8780417,0.002177729,0.0005141343,0.0002692885,0.00001373311,0.0000416954,0.00008940287],"genre_scores_gemma":[0.5924958,0.000001226744,0.4071261,0.0002801867,0.00006040589,0.000002758719,0.000002731398,0.000009109956,0.00002164903],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.4737668,"threshold_uncertainty_score":0.7331909,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2072391395","doi":"10.1155/2012/915178","title":"NCOR: An FPGA-Friendly Nonblocking Data Cache for Soft Processors with Runahead Execution","year":2011,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Caching and Content Delivery","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Stratix; Cache; Parallel computing; Blocking (statistics); Embedded system; Field-programmable gate array; Exploit; CPU cache; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.08094944728558687,"gpt":0.2964959978862854,"spread":0.2155465506006986,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001204368,0.0001685554,0.0002389243,0.0002550831,0.0001682091,0.000319485,0.002987921,0.00005478143,0.00001088057],"category_scores_gemma":[0.0001604334,0.0001414014,0.00008438311,0.0001433747,0.0000355856,0.001907636,0.0001553708,0.0002771073,0.000003706311],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009006457,"about_ca_system_score_gemma":0.00025853,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000126655,"about_ca_topic_score_gemma":0.00003314403,"domain_scores_codex":[0.9982052,0.00006382146,0.0005682745,0.0003753359,0.0005164091,0.0002709916],"domain_scores_gemma":[0.9973024,0.0001733322,0.0007787755,0.0004305519,0.001189269,0.000125689],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0008455179,0.0006786992,0.00679176,0.00007316416,0.0008242208,0.0003455505,0.005613806,0.00760946,0.004586595,0.007711618,0.001823197,0.9630964],"study_design_scores_gemma":[0.0030814,0.001550448,0.0019986,0.001050345,0.00008809932,0.003170355,0.0009697453,0.9706215,0.008225375,0.002730625,0.005833169,0.0006802888],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1741614,0.0001783621,0.8220911,0.0003244521,0.0015339,0.0001172692,0.00001087595,0.00006552083,0.001517081],"genre_scores_gemma":[0.9572498,0.00001099217,0.04200612,0.0001794182,0.0004591844,0.000001508486,0.00001541976,0.00001552358,0.00006206676],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9630121,"threshold_uncertainty_score":0.576618,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2073976813","doi":"10.1155/2013/130765","title":"An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization","year":2013,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Network Packet Processing and Optimization","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Hardware acceleration; Scalability; Speedup; Xeon; Network packet; Software; Computer hardware; Packet processing; Parallel computing; Computer engineering; Field-programmable gate array; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02434092692451534,"gpt":0.2871501366300257,"spread":0.2628092097055104,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007365495,0.0001805959,0.0002187942,0.0003632072,0.0001826505,0.0007705645,0.001165846,0.00009119525,0.00007411446],"category_scores_gemma":[0.0002271063,0.0001661746,0.0001255426,0.0002561515,0.00002463756,0.001497569,0.00002128442,0.000202001,0.00001080495],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001466258,"about_ca_system_score_gemma":0.0002122714,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007385642,"about_ca_topic_score_gemma":0.000001321872,"domain_scores_codex":[0.9981824,0.0001210535,0.0006722328,0.0003052925,0.0004762067,0.0002428128],"domain_scores_gemma":[0.9962183,0.0002682128,0.0009091813,0.000257177,0.002205421,0.0001416777],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003680417,0.0001210189,0.0002913163,0.00001042059,0.00002972721,0.000004373899,0.0001389122,0.7658901,0.0004538067,0.0008758164,0.002677005,0.2294707],"study_design_scores_gemma":[0.0008876464,0.0002632704,0.0004313725,0.0001882949,0.000007537688,0.00003678819,0.00004649692,0.9951574,0.001421087,0.0008433202,0.0005394638,0.0001773146],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007439155,0.00003151643,0.987054,0.002423107,0.001896565,0.0002198004,0.000004764971,0.00007796582,0.0008530559],"genre_scores_gemma":[0.6786622,0.000007654334,0.3199854,0.0006183914,0.0005989593,0.000008421821,0.00004278059,0.00001907997,0.00005711442],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.6712231,"threshold_uncertainty_score":0.7430571,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2293607008","doi":"10.1155/2016/9012909","title":"An Efficient Evolutionary Task Scheduling/Binding Framework for Reconfigurable Systems","year":2016,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Control reconfiguration; Reconfigurable computing; Field-programmable gate array; Scheduling (production processes); Embedded system; Overhead (engineering); High-level synthesis; Distributed computing; Computer architecture; Parallel computing; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02591836786903867,"gpt":0.3065838615792344,"spread":0.2806654937101957,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002900748,0.0002817459,0.0004959613,0.0006651573,0.0002226412,0.000571538,0.002934196,0.0002062096,0.00002492773],"category_scores_gemma":[0.0008676187,0.0002175289,0.0002766058,0.0002579186,0.00005766064,0.001096723,0.00006321683,0.0003313247,0.00003354643],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006245811,"about_ca_system_score_gemma":0.000343915,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001828991,"about_ca_topic_score_gemma":4.134371e-7,"domain_scores_codex":[0.9963985,0.0002798225,0.001427818,0.0005021974,0.0008806695,0.0005109768],"domain_scores_gemma":[0.9936632,0.001633707,0.001729201,0.0005223925,0.002209522,0.0002420043],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002543977,0.0005321291,0.001456159,0.000151989,0.0008557287,0.0002266644,0.00135973,0.06658389,0.1655646,0.5543267,0.004780116,0.2039078],"study_design_scores_gemma":[0.00318124,0.001501078,0.0003650367,0.01034386,0.00005653514,0.004719349,0.0005988526,0.8240357,0.08079917,0.05638992,0.01654264,0.001466637],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03657809,0.0005999842,0.9530397,0.00101495,0.007132045,0.0003541112,0.00001806977,0.0002210864,0.001041936],"genre_scores_gemma":[0.7650543,0.00003094739,0.2335633,0.000076595,0.001116659,0.00001073433,0.000002171249,0.00002915845,0.0001161419],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7574518,"threshold_uncertainty_score":0.8870571,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2792475428","doi":"10.1155/2018/9595171","title":"Corrigendum to “PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability”","year":2018,"lang":"en","type":"erratum","venue":"International Journal of Reconfigurable Computing","topic":"Network Packet Processing and Optimization","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Implementation; Network packet; Parallel computing; Algorithm; Computer architecture; Computer hardware; Computer network; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.0275247011780522,"gpt":0.3053172581238692,"spread":0.2777925569458169,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001466089,0.0003553508,0.0005279364,0.0007053806,0.0002460395,0.0006188957,0.00230097,0.0001789763,0.0000950312],"category_scores_gemma":[0.0000847233,0.0003230234,0.0001336237,0.0005220693,0.00009912276,0.0008774223,0.0001402527,0.0005791906,0.00001075217],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004453662,"about_ca_system_score_gemma":0.0009340948,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007766161,"about_ca_topic_score_gemma":0.0000822208,"domain_scores_codex":[0.9960716,0.0002763638,0.001359297,0.0006024387,0.001317031,0.0003732428],"domain_scores_gemma":[0.9927497,0.0000639587,0.002449291,0.0005265204,0.003917398,0.0002931201],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003012974,0.001161898,0.0004967707,0.0001399658,0.0008488971,0.0001015159,0.005268237,0.09193674,0.0003333813,0.001021397,0.1918462,0.7065437],"study_design_scores_gemma":[0.0009332239,0.00134461,0.0007219823,0.001080166,0.00007185336,0.0003803135,0.0007702038,0.9707782,0.001057065,0.0003168937,0.02203936,0.0005061182],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01588225,0.0001300993,0.9514534,0.0006457406,0.02917007,0.0003499356,0.0001390061,0.0000797992,0.002149624],"genre_scores_gemma":[0.2172908,0.0001105393,0.7696568,0.000794385,0.007335673,0.00001403211,0.001975869,0.0001341676,0.002687728],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.8788415,"threshold_uncertainty_score":0.9999222,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2809060280","doi":"10.1155/2018/6075043","title":"Corrigendum to “An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization”","year":2018,"lang":"en","type":"erratum","venue":"International Journal of Reconfigurable Computing","topic":"Network Packet Processing and Optimization","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Impulse (physics); Network packet; Parallel computing; Hardware acceleration; Computer hardware; Field-programmable gate array; Computer network; Physics; Quantum mechanics","retraction":null,"screen_n_in":null,"score":{"opus":0.04460902250979722,"gpt":0.3096051765227184,"spread":0.2649961540129212,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00143714,0.0004849426,0.0006103215,0.001034055,0.0003531103,0.001180883,0.003058846,0.0004015928,0.0001078715],"category_scores_gemma":[0.000707794,0.0004728273,0.0003091105,0.0005322029,0.0000482268,0.0008722956,0.00009186825,0.0007386031,0.00002347853],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004806952,"about_ca_system_score_gemma":0.001266593,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007409445,"about_ca_topic_score_gemma":0.00001139152,"domain_scores_codex":[0.996116,0.0002128972,0.001329065,0.0007575272,0.001103484,0.0004810149],"domain_scores_gemma":[0.9915818,0.0002162452,0.002270583,0.0005853387,0.005008773,0.0003372764],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001304036,0.0001481718,0.00002021259,0.00004200781,0.00009954526,0.00002190031,0.0002513047,0.2618751,0.00001716501,0.0003369016,0.6552052,0.08185215],"study_design_scores_gemma":[0.0007578032,0.0006349924,0.00003283771,0.001163525,0.00002931966,0.00006250814,0.00003300071,0.8775352,0.0001755929,0.0002828359,0.1188635,0.0004288791],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00004187076,0.00008778082,0.915168,0.002337572,0.07676501,0.000361345,0.0000613355,0.0001114706,0.00506565],"genre_scores_gemma":[0.01388068,0.00009454102,0.92299,0.005188528,0.02365233,0.00004357694,0.001644053,0.0002468423,0.03225942],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.6156602,"threshold_uncertainty_score":0.999856,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109240331","doi":"10.1155/2009/376232","title":"A Message‐Passing Hardware/Software CosimulationEnvironment for Reconfigurable Computing Systems","year":2009,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; High Performance Research Computing, Texas A and M University; CMC Microsystems","keywords":"x86; Computer science; Benchmark (surveying); Field-programmable gate array; Software; Embedded system; Reconfigurable computing; Computer architecture; Interface (matter); Message passing; Parallel computing; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02568342218631489,"gpt":0.2897687809965885,"spread":0.2640853588102737,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.002657745,0.0003499883,0.0006754146,0.0005452777,0.0003099439,0.001071821,0.002237032,0.0001657739,0.00001726578],"category_scores_gemma":[0.0004599348,0.0003470361,0.0003465333,0.0002314781,0.00003784135,0.0009933471,0.00006540566,0.0004279543,0.00001283189],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007063157,"about_ca_system_score_gemma":0.0001797805,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002254392,"about_ca_topic_score_gemma":6.718413e-7,"domain_scores_codex":[0.9959225,0.0002547117,0.001808915,0.0005036157,0.0009862452,0.0005240287],"domain_scores_gemma":[0.9948879,0.001007882,0.002178544,0.0004388771,0.001289271,0.0001975329],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001735749,0.0004501583,0.001219663,0.0001697616,0.0007102207,0.0003226072,0.002756841,0.262856,0.02349005,0.0247038,0.01751242,0.6656349],"study_design_scores_gemma":[0.00330442,0.0009939685,0.001321382,0.00381555,0.00006902008,0.002752774,0.000310605,0.8967696,0.03045907,0.00978822,0.04924887,0.00116652],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0101313,0.000935894,0.979881,0.001299094,0.003593981,0.0005315986,0.000007640629,0.0002669818,0.003352487],"genre_scores_gemma":[0.8600952,0.00003166993,0.1382411,0.0004371669,0.0008438847,0.000003779174,0.000007469582,0.00002854742,0.0003111654],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8499639,"threshold_uncertainty_score":0.9999652,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2794657874","doi":"10.1155/2018/3489169","title":"Corrigendum to “Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm”","year":2018,"lang":"en","type":"erratum","venue":"International Journal of Reconfigurable Computing","topic":"Network Packet Processing and Optimization","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Computer hardware; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.03416147638072677,"gpt":0.2820941755169756,"spread":0.2479326991362488,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.001740499,0.0004896604,0.0006508253,0.0009925559,0.0003209298,0.00155043,0.003496559,0.0004139077,0.00008813999],"category_scores_gemma":[0.0004923572,0.000482096,0.0003159248,0.0007614074,0.00005466005,0.0008868067,0.0002097763,0.001207454,0.00005034039],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005807755,"about_ca_system_score_gemma":0.001005391,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001953282,"about_ca_topic_score_gemma":0.000005694259,"domain_scores_codex":[0.9955947,0.0001620416,0.001544001,0.0007150967,0.001439721,0.0005444696],"domain_scores_gemma":[0.9922072,0.0001625599,0.002835894,0.000419963,0.004058988,0.0003153795],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002590435,0.0001254317,0.0000622227,0.00004156561,0.0001790366,0.00004802006,0.0003378615,0.003573525,0.000205044,0.000182157,0.7975747,0.1976445],"study_design_scores_gemma":[0.0005666366,0.0001826131,0.000113858,0.001654753,0.00002758441,0.0001281115,0.00006918372,0.6768648,0.0002849028,0.0001532292,0.3194877,0.0004666639],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00006734905,0.0004246833,0.8854028,0.001307732,0.1067376,0.0001657499,0.00002683444,0.0001170979,0.005750118],"genre_scores_gemma":[0.01889308,0.0002379096,0.9312389,0.003293321,0.02929358,0.00001222233,0.0006889822,0.000195886,0.01614613],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.6732913,"threshold_uncertainty_score":0.9997631,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}