{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":53,"total_is_capped":false,"direct_labels_cover":1,"predictions_cover":53,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"ba6b2ee6b50d","filters":{"venue":"Journal of Electronic Testing"}},"results":[{"id":"W2293212301","doi":"10.1007/s10836-015-5551-3","title":"Double Node Upsets Hardened Latch Circuits","year":2015,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":77,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"National Natural Science Foundation of China; CMC Microsystems","keywords":"Upset; Soft error; Redundancy (engineering); Node (physics); Modular design; Computer science; Single event upset; Electronic engineering; Embedded system; Computer hardware; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.03026596162597762,"gpt":0.246214496380894,"spread":0.2159485347549164,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001013532,0.0001823833,0.0002933056,0.0001751491,0.00005175798,0.00006153209,0.0003053064,0.00009478121,0.00001189457],"category_scores_gemma":[0.0005084851,0.0001814144,0.00008136765,0.0004538475,0.00001657898,0.0003299519,0.00001597941,0.0007678802,0.00002783298],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001003377,"about_ca_system_score_gemma":0.0005940902,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000008108957,"about_ca_topic_score_gemma":0.00001090071,"domain_scores_codex":[0.9982471,0.00004134511,0.0004976969,0.000110595,0.0004069395,0.0006963102],"domain_scores_gemma":[0.9988543,0.0002281673,0.0002361744,0.0001802434,0.0003053958,0.0001956788],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001326353,0.00002060514,0.000731987,0.00002089133,0.00008534001,0.00002202339,0.0001697048,0.9875363,0.002253698,0.0002534577,0.002671537,0.006221246],"study_design_scores_gemma":[0.00561089,0.001206076,0.001513437,0.0001972989,0.0001633666,0.002290813,0.0000782322,0.9447172,0.01184597,0.005475997,0.02614471,0.0007560255],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9754966,0.005945312,0.007194793,0.0001754335,0.0008417753,0.0001461428,8.964731e-7,0.0002739906,0.009925086],"genre_scores_gemma":[0.9978281,0.00001152504,0.001443841,0.0000495679,0.0005220449,0.00000318729,0.00000107874,0.00006017137,0.00008047577],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.04281906,"threshold_uncertainty_score":0.7397863,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1999402023","doi":"10.1007/s10836-007-5035-1","title":"Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Multiple Error Correction Coding","year":2008,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Retransmission; Dependability; Computer science; Error detection and correction; Network on a chip; Crosstalk; Dissipation; Interconnection; Embedded system; System on a chip; Chip; Energy consumption; Electronic engineering; Coding (social sciences); Engineering; Algorithm; Electrical engineering; Computer network; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.05538304835352929,"gpt":0.252881047933277,"spread":0.1974979995797477,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00108033,0.0001512916,0.0003309098,0.00009344605,0.0003212892,0.00007254837,0.0002326026,0.00007866576,0.000003933896],"category_scores_gemma":[0.0005549443,0.0001286869,0.00007911491,0.0003804695,0.0000476684,0.0004899176,0.00004417124,0.0005897194,0.000001525249],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001749872,"about_ca_system_score_gemma":0.000175302,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003786879,"about_ca_topic_score_gemma":0.000008645183,"domain_scores_codex":[0.9983213,0.0001298635,0.0006537918,0.0002101713,0.0002619369,0.0004229254],"domain_scores_gemma":[0.9978606,0.0006627518,0.00088992,0.0001969762,0.0003306212,0.00005913987],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008100019,0.00008044549,0.002142921,0.00001643865,0.00003753701,0.00002156122,0.001083288,0.987774,0.005366962,0.0005698206,0.00201638,0.0008096059],"study_design_scores_gemma":[0.0006086167,0.001142378,0.00130783,0.0006373787,0.000006395835,0.002449228,0.00003885591,0.9913051,0.001687681,0.0003341908,0.0003188485,0.0001635335],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2321785,0.0006389989,0.765705,0.00005256944,0.001045346,0.0001027285,9.759519e-8,0.00003095696,0.0002458335],"genre_scores_gemma":[0.9866389,0.00004413626,0.0128149,0.00008857394,0.0002292195,0.00000155258,1.443202e-7,0.0000137448,0.0001688571],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7544604,"threshold_uncertainty_score":0.52477,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2027766149","doi":"10.1007/s10836-009-5108-4","title":"Fault Detection Structures of the S-boxes and the Inverse S-boxes for the Advanced Encryption Standard","year":2009,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Western University","funders":"","keywords":"Inverse; Advanced Encryption Standard; Encryption; Computer science; Fault detection and isolation; Algorithm; Computer engineering; Fault (geology); Embedded system; Fault coverage; Parallel computing; Cryptography; Mathematics; Engineering; Electronic circuit; Computer network; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.01181774797424144,"gpt":0.2725081471953783,"spread":0.2606903992211368,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009347463,0.0000716335,0.0001182569,0.00005235538,0.0004067785,0.00007812918,0.0003570633,0.0000199386,0.000001106488],"category_scores_gemma":[0.0004991968,0.00003239806,0.00009369,0.0003419207,0.00008308297,0.0002341999,0.0000317123,0.0002182294,1.428919e-8],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004157289,"about_ca_system_score_gemma":0.0001165463,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001711647,"about_ca_topic_score_gemma":0.000185102,"domain_scores_codex":[0.9991454,0.00007841593,0.0002987144,0.00007909222,0.0002213495,0.0001769589],"domain_scores_gemma":[0.9983938,0.0007097843,0.0004911998,0.0001530634,0.0002348062,0.0000172958],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0003217816,0.00002767145,0.0007889862,0.00001968104,0.00009653381,5.954994e-7,0.003610662,0.006902643,0.02728041,0.1503444,0.000122692,0.8104839],"study_design_scores_gemma":[0.005901487,0.002517501,0.04829044,0.0001027694,0.0001943729,0.0004206565,0.001666219,0.164143,0.02155247,0.7520216,0.002952741,0.0002367927],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7265143,0.0009871637,0.2698178,0.002245239,0.0001444396,0.000263026,0.000001446091,0.000009600812,0.00001692919],"genre_scores_gemma":[0.9930493,0.0000496178,0.006689744,0.0001387199,0.00006532521,0.000002857535,7.515869e-8,0.000002384857,0.000001947586],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8102471,"threshold_uncertainty_score":0.3128653,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1979404875","doi":"10.1007/s10836-005-1543-z","title":"Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Automatic test pattern generation; Combinational logic; Computer science; Equivalence (formal languages); Algorithm; Reliability engineering; Sequential logic; Fault coverage; Parallel computing; Electronic circuit; Logic gate; Engineering; Mathematics; Electrical engineering; Discrete mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.06617603612310759,"gpt":0.274039001556087,"spread":0.2078629654329794,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001032999,0.0001375253,0.0001886763,0.0002487809,0.0002092264,0.0001352673,0.0002683701,0.00005453341,0.00001473418],"category_scores_gemma":[0.004718368,0.0001373361,0.00005203814,0.0004960427,0.00004719814,0.0009763471,0.00006323941,0.0004159718,0.000003428786],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003466856,"about_ca_system_score_gemma":0.0005630116,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000008845192,"about_ca_topic_score_gemma":0.00001348461,"domain_scores_codex":[0.9982592,0.0000746685,0.0005907226,0.0002321749,0.0004452548,0.0003979982],"domain_scores_gemma":[0.9967809,0.002170364,0.0004801742,0.00009059352,0.0003925732,0.00008543741],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001072483,0.0007045961,0.2152207,0.00005115576,0.00005359117,0.0001495785,0.0002459628,0.3167465,0.09970283,0.07201026,0.0002482698,0.2948655],"study_design_scores_gemma":[0.000917148,0.0002744307,0.07834149,0.000169632,0.0000159504,0.002364453,0.0000105606,0.9084009,0.0003184672,0.008937309,0.000051079,0.0001986138],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7214885,0.001796785,0.2754584,0.0007954002,0.000157242,0.00008648052,0.000001108658,0.00003187947,0.0001841888],"genre_scores_gemma":[0.9941804,0.00001241699,0.005058319,0.0002066532,0.0005156245,0.000001983567,0.000002361566,0.00000797534,0.00001419538],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5916544,"threshold_uncertainty_score":0.5648668,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2053538227","doi":"10.1007/s10836-013-5364-1","title":"A Bulk Built-In Voltage Sensor to Detect Physical Location of Single-Event Transients","year":2013,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"CMC Microsystems","keywords":"Voltage; Overhead (engineering); CMOS; Transistor; Electrical engineering; Grid; Event (particle physics); Electronic engineering; Engineering; Computer science; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.009095666424434847,"gpt":0.2315046438485748,"spread":0.22240897742414,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003684664,0.0001561647,0.0003050312,0.0002681988,0.00002148048,0.00002119021,0.0001958491,0.00005482363,0.000006681694],"category_scores_gemma":[0.0007341721,0.0001550557,0.00007139276,0.0008679656,0.00001837675,0.0002664159,0.000008725606,0.0004468145,0.00001006852],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007083532,"about_ca_system_score_gemma":0.0001604454,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003636652,"about_ca_topic_score_gemma":0.00003271253,"domain_scores_codex":[0.9984899,0.00004495486,0.0005430984,0.0001103637,0.0002915096,0.0005201988],"domain_scores_gemma":[0.9989293,0.0003563123,0.0002021506,0.000143046,0.0002768488,0.00009237875],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000007649965,0.00004993226,0.0001109948,0.00005386413,0.00002708018,0.000002572616,0.0002170753,0.7272329,0.2489512,0.0000352405,0.00002882617,0.02328269],"study_design_scores_gemma":[0.0008131657,0.001543902,0.005713603,0.0003410018,0.00004307081,0.0001152371,0.00004735412,0.9211861,0.06846023,0.001333109,0.0001446657,0.0002585827],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9581006,0.0004960778,0.04084455,0.00007409984,0.0001019015,0.0002399522,3.985142e-7,0.00004123128,0.000101158],"genre_scores_gemma":[0.9978603,0.000002371877,0.001901562,0.00001901835,0.0001586511,0.00000921384,3.381069e-7,0.00003926159,0.000009332066],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1939532,"threshold_uncertainty_score":0.6322988,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109298620","doi":"10.1023/a:1023713517064","title":"Leakage Current in Sub-Quarter Micron MOSFET: A Perspective on Stressed Delta IDDQ Testing","year":2003,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advanced Materials and Semiconductor Technologies","field":"Materials Science","cited_by":17,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Leakage (economics); Transistor; Voltage; Materials science; Threshold voltage; Electrical engineering; Electronic engineering; Nuclear engineering; Optoelectronics; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.03256182599490741,"gpt":0.2904956951235556,"spread":0.2579338691286481,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008158696,0.0002301718,0.0003911866,0.0002135835,0.0001118652,0.00008633766,0.0003165873,0.00007992372,0.00002928179],"category_scores_gemma":[0.004115638,0.0001908535,0.00005820417,0.000385101,0.00006821645,0.0003143397,0.00003540832,0.000621576,0.00001242144],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007500338,"about_ca_system_score_gemma":0.0003274253,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000290952,"about_ca_topic_score_gemma":0.00002870867,"domain_scores_codex":[0.9979801,0.0001305815,0.0006344732,0.0002920603,0.0002575721,0.0007052774],"domain_scores_gemma":[0.9982749,0.0004956336,0.0006678437,0.0001952252,0.0003091974,0.00005716499],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00004466002,0.0001127181,0.000928696,0.00002298768,0.000004838629,0.00003716256,0.0001540463,0.001504094,0.9945275,0.001285773,0.00004088229,0.00133667],"study_design_scores_gemma":[0.001115665,0.001398054,0.0008801085,0.0007141536,0.00002212993,0.0003117667,0.001104604,0.0002593703,0.9747965,0.01882384,0.0002260947,0.0003477311],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9961106,0.002714289,0.0002762087,0.00008629224,0.0003111697,0.0001337097,0.000004886832,0.00007135121,0.0002915328],"genre_scores_gemma":[0.9964489,0.00002769533,0.003351267,0.00002864298,0.0001076935,0.000005312588,4.033504e-7,0.00002565133,0.00000440367],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.01973099,"threshold_uncertainty_score":0.7782779,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2063830984","doi":"10.1007/s10836-013-5399-3","title":"Online Testable Approaches in Reversible Logic","year":2013,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Lethbridge","funders":"","keywords":"Correctness; Computer science; Overhead (engineering); Mathematical proof; Logic synthesis; Electronic circuit; Logic gate; Computer engineering; Theoretical computer science; Reliability engineering; Computer architecture; Algorithm; Programming language; Engineering; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.04412219195362316,"gpt":0.2402329248586559,"spread":0.1961107329050327,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006163321,0.0001176481,0.0002190472,0.000206705,0.00007026366,0.0001108784,0.0007095075,0.0000411975,0.000005933759],"category_scores_gemma":[0.0004170004,0.00009119983,0.00005794772,0.0007765841,0.00001899382,0.0004017283,0.0001292924,0.0006712554,0.00000572465],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001115792,"about_ca_system_score_gemma":0.0003038922,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000545261,"about_ca_topic_score_gemma":0.000006692763,"domain_scores_codex":[0.9986347,0.00006803414,0.0003990954,0.0001698459,0.0002126096,0.0005157398],"domain_scores_gemma":[0.998922,0.0003655317,0.0003307602,0.0001820366,0.0001256223,0.00007405061],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008058412,0.0009547013,0.01301067,0.00006260322,0.00006016733,0.0001757593,0.0009703211,0.3508415,0.004241534,0.01288959,0.001395335,0.6153897],"study_design_scores_gemma":[0.0003411443,0.0004418937,0.006472794,0.0001134819,0.000003637118,0.0006133962,0.0000396,0.9594381,0.0001552187,0.03201095,0.0002351385,0.0001346547],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8531905,0.001596512,0.1402362,0.003841574,0.0001694222,0.0001422289,2.608881e-7,0.00007322965,0.0007500974],"genre_scores_gemma":[0.7854017,0.000003196904,0.2141973,0.0001884552,0.0001513551,8.678607e-7,1.980401e-7,0.000006920528,0.000049978],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.6152551,"threshold_uncertainty_score":0.3719021,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2065353631","doi":"10.1007/s10836-013-5393-9","title":"A Library-Based Early Soft Error Sensitivity Analysis Technique for SRAM-Based FPGA Design","year":2013,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; CMC Microsystems (Canada); École de Technologie Supérieure","funders":"","keywords":"Static random-access memory; Field-programmable gate array; Sensitivity (control systems); Soft error; Computer science; Embedded system; Computer hardware; Electronic engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01351174195375415,"gpt":0.2240402789687372,"spread":0.210528537014983,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001287156,0.000280543,0.0005140818,0.0006584368,0.0001118521,0.0001383906,0.0002370538,0.0001605284,0.00003490764],"category_scores_gemma":[0.0009064173,0.0002735368,0.0003449167,0.001415369,0.00003093696,0.0005748593,0.000009214452,0.0007283642,0.000005293683],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004652357,"about_ca_system_score_gemma":0.0007652575,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001694865,"about_ca_topic_score_gemma":0.000006913846,"domain_scores_codex":[0.9978468,0.0002085894,0.0006207801,0.0001929694,0.0002895363,0.0008412536],"domain_scores_gemma":[0.9960476,0.002863096,0.0004178865,0.0002548473,0.0002675852,0.000149036],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002642612,0.0000403964,0.0006973525,0.00005025927,0.000325744,0.000007932259,0.00001548372,0.9771213,0.01801837,0.00003336317,0.0004555171,0.003207871],"study_design_scores_gemma":[0.0005450544,0.0007542335,0.001421018,0.00005675508,0.0003747655,0.00003182426,0.000003003484,0.9583435,0.0371563,0.0008718488,0.0001708402,0.0002708629],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1254275,0.000305707,0.872991,0.0001972323,0.0000612609,0.0006753047,0.000003663381,0.0002718039,0.00006659397],"genre_scores_gemma":[0.8802788,4.548806e-7,0.1192571,0.000109438,0.0001568644,0.00009362516,0.000004294233,0.00008539666,0.00001404901],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7548513,"threshold_uncertainty_score":0.9999717,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3159140662","doi":"10.1023/a:1015035222259","title":"CMOS Differential and Absolute Thermal Sensors","year":2002,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.01713318464238801,"gpt":0.2023897520081394,"spread":0.1852565673657514,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006303874,0.00009144569,0.0001317712,0.00006351756,0.00004670666,0.00001817817,0.00009645816,0.00003972244,0.00004091364],"category_scores_gemma":[0.000107865,0.00007497324,0.00002699541,0.00009064442,0.00002719054,0.0001197615,0.00002063757,0.0003483337,0.000002490164],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005405557,"about_ca_system_score_gemma":0.000005030287,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":4.786071e-7,"about_ca_topic_score_gemma":4.622573e-7,"domain_scores_codex":[0.999351,0.000006524125,0.0002113932,0.00005374841,0.00009627888,0.0002811137],"domain_scores_gemma":[0.9997202,0.00007641692,0.00008306252,0.00006305944,0.00002912469,0.00002817993],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002329841,0.0001100918,0.006188456,0.0001196346,0.0004378014,0.0001453328,0.0005179323,0.1038244,0.1639052,0.00121105,0.001839964,0.7216768],"study_design_scores_gemma":[0.002509834,0.001539751,0.01446839,0.0003421752,0.0001869491,0.00208628,0.0003186742,0.948018,0.01472785,0.005470842,0.009419364,0.0009118972],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9945548,0.002468571,0.001674047,0.00004888725,0.0001593152,0.00002653527,3.63834e-7,0.0001169487,0.00095059],"genre_scores_gemma":[0.9978676,0.0001271271,0.001773938,0.000006888162,0.0001280583,6.358995e-7,6.262083e-8,0.00001458034,0.00008107521],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8441936,"threshold_uncertainty_score":0.305732,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2039810869","doi":"10.1007/s10836-011-5226-7","title":"Tungsten Lamps as an Affordable Light Source for Testing of Photovoltaic Cells","year":2011,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Organic Electronics and Photovoltaics","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"","keywords":"Photovoltaic system; Light source; Materials science; Optoelectronics; Tungsten; Silicon; Optics; Electrical engineering; Engineering; Physics; Metallurgy","retraction":null,"screen_n_in":null,"score":{"opus":0.02189312402226936,"gpt":0.2120056408223383,"spread":0.190112516800069,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009308791,0.000264946,0.0004673401,0.0001897125,0.000110947,0.00003331462,0.0004283228,0.0001292644,0.00004041004],"category_scores_gemma":[0.0004661288,0.0002531728,0.0001459602,0.000518118,0.00002442027,0.0003004494,0.00002980974,0.0006235432,0.000003411324],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002265582,"about_ca_system_score_gemma":0.0004704694,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000919168,"about_ca_topic_score_gemma":0.00004067279,"domain_scores_codex":[0.9978498,0.00003059511,0.0008149893,0.0001741355,0.0002543624,0.0008761087],"domain_scores_gemma":[0.9982064,0.000407406,0.0005289525,0.0002454174,0.0004415941,0.0001702277],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00004049282,0.00008881522,0.0008147897,0.0001298248,0.0001113268,0.000007026111,0.0005489705,0.003976315,0.9915429,0.000239732,0.000179208,0.002320639],"study_design_scores_gemma":[0.000670954,0.002586723,0.00007605483,0.0001577947,0.0001245112,0.0003258465,0.0001336914,0.04510194,0.9414853,0.005513316,0.00352417,0.0002996854],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.992003,0.001286804,0.003287522,0.000007025553,0.0002038711,0.0002444,0.000003498047,0.0001177475,0.002846191],"genre_scores_gemma":[0.9852729,0.00002126315,0.01415651,0.000026615,0.0002646487,0.000006241607,0.000001230731,0.0001117611,0.0001388513],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.05005755,"threshold_uncertainty_score":0.9999921,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2060707258","doi":"10.1007/s10836-012-5338-8","title":"Single-Event Effects Analysis of a Pulse Width Modulator IC in a DC/DC Converter","year":2012,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Pulse-width modulation; Electrical engineering; Materials science; Electronic engineering; CMOS; Modulation (music); Optoelectronics; Physics; Engineering; Voltage; Acoustics","retraction":null,"screen_n_in":null,"score":{"opus":0.008301655587354321,"gpt":0.22690261433546,"spread":0.2186009587481057,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00111863,0.0002194807,0.0006443655,0.0008741674,0.00002742552,0.00001905459,0.0002189374,0.0001053532,0.00002171424],"category_scores_gemma":[0.0007544597,0.0002123415,0.0002356682,0.001812079,0.00002351042,0.0003747359,0.00001775536,0.0006413907,0.000002612049],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001112459,"about_ca_system_score_gemma":0.0001511945,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001576113,"about_ca_topic_score_gemma":0.00003233922,"domain_scores_codex":[0.9977438,0.0001276696,0.000792766,0.0001154875,0.0003540964,0.0008662062],"domain_scores_gemma":[0.9982705,0.0008347696,0.0004381125,0.000206608,0.0001146093,0.0001354035],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000246723,0.0002751656,0.03122606,0.0001450671,0.001272673,0.00001201682,0.0004517639,0.8828112,0.05545056,0.0002328551,0.0000365661,0.02806138],"study_design_scores_gemma":[0.0008256277,0.0006288426,0.04262314,0.000154201,0.0007949651,0.00009180998,0.00001362299,0.9409646,0.01330523,0.0002396325,0.0001098386,0.0002485171],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9810517,0.005273922,0.01305143,0.00001982578,0.0002365169,0.0001437931,9.422235e-7,0.00004318662,0.0001786513],"genre_scores_gemma":[0.9987683,0.00001151323,0.0009614443,0.00002975999,0.0001689706,0.000005780229,0.000001531966,0.00004495581,0.000007744278],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.05815334,"threshold_uncertainty_score":0.8659036,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2057757407","doi":"10.1023/b:jett.0000042513.15382.e7","title":"Efficient Realization of Parity Prediction Functions in FPGAs","year":2004,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Field-programmable gate array; Benchmark (surveying); XOR gate; Realization (probability); Electronic circuit; Combinational logic; Gate array; Computer science; Algorithm; Parity (physics); Exclusive or; Boolean function; Logic gate; Mathematics; Arithmetic; Computer hardware; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01807379146384248,"gpt":0.2325454924355357,"spread":0.2144717009716932,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008706711,0.00006987621,0.0001495678,0.000224389,0.00007419864,0.00002632887,0.00023176,0.0000364546,9.942149e-7],"category_scores_gemma":[0.0008897308,0.00006536542,0.00004938911,0.0009326818,0.00001700765,0.0001802014,0.00002827857,0.0002889329,7.749392e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000287229,"about_ca_system_score_gemma":0.0005108822,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007166775,"about_ca_topic_score_gemma":0.0000276081,"domain_scores_codex":[0.9988161,0.0000446853,0.0005210991,0.0001150121,0.0002475567,0.0002555513],"domain_scores_gemma":[0.9989466,0.0001459108,0.0004905603,0.0001192514,0.000254312,0.00004336945],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[8.66621e-7,0.0001466406,0.02569863,0.0000150157,0.000009527445,0.00001113667,0.0002824518,0.9385626,0.005051862,0.01147093,0.000007680769,0.01874265],"study_design_scores_gemma":[0.001995428,0.001486188,0.1297681,0.0009098129,0.00004277297,0.001167224,0.0001228549,0.8272309,0.001877841,0.03510782,0.00005456284,0.0002364828],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4761606,0.0001837634,0.5230371,0.00007653239,0.00009417923,0.00003426731,3.050791e-7,0.00002370633,0.0003896064],"genre_scores_gemma":[0.9980177,0.000002055138,0.00186913,0.00001661238,0.00008519409,7.288039e-7,4.354589e-7,0.000004419782,0.000003746581],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5218571,"threshold_uncertainty_score":0.2665524,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2460589855","doi":"10.1007/s10836-016-5604-2","title":"A Jitter Injection Signal Generation and Extraction System for Embedded Test of High-Speed Data I/O","year":2016,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Transceiver; Jitter; CMOS; SIGNAL (programming language); Electronic engineering; Chip; Transmission (telecommunications); Voltage; Computer science; Computer hardware; Sampling (signal processing); Electronic circuit; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.04205751978642033,"gpt":0.2742954812027525,"spread":0.2322379614163322,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003475564,0.00007353261,0.0001345793,0.00008980861,0.0000349816,0.00001299047,0.0001015234,0.00004461859,0.000001671527],"category_scores_gemma":[0.000417609,0.00005196053,0.00001514927,0.00008119267,0.0000147746,0.0004582067,0.00002120497,0.0001111333,2.033201e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001346748,"about_ca_system_score_gemma":0.00003430224,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001997093,"about_ca_topic_score_gemma":0.000004101895,"domain_scores_codex":[0.9993669,0.00001000075,0.0003058103,0.00008164036,0.00008863592,0.0001469979],"domain_scores_gemma":[0.9992064,0.0003268444,0.000236833,0.0001087692,0.0001069082,0.00001428872],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001609049,0.00001593947,0.0006386899,0.00007047755,0.00004305246,0.000001117087,0.00001882063,0.008360301,0.9106657,0.0003564578,0.0001906824,0.0796227],"study_design_scores_gemma":[0.002864419,0.002602808,0.001764743,0.0009592579,0.0002014854,0.001177041,0.0003461179,0.524165,0.461662,0.003065478,0.0008045292,0.0003871099],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6053207,0.0003452103,0.3939315,0.00006029944,0.00015067,0.00008299627,0.000008028854,0.00007421374,0.00002632888],"genre_scores_gemma":[0.9871961,0.00002480848,0.01255335,0.000003253389,0.0001930155,0.000002017536,0.000002254015,0.0000129225,0.00001222208],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5158047,"threshold_uncertainty_score":0.2118889,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2045192830","doi":"10.1007/s10836-011-5237-4","title":"A Fault Detection Scheme for the FPGA Implementation of SHA-1 and SHA-512 Round Computations","year":2011,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Western University","funders":"","keywords":"Computer science; Hash function; Redundancy (engineering); Cryptographic hash function; Field-programmable gate array; Secure Hash Algorithm; Computation; Cryptography; Overhead (engineering); Parallel computing; SHA-2; Fault injection; Checksum; Embedded system; Algorithm; Software","retraction":null,"screen_n_in":null,"score":{"opus":0.06092188729610468,"gpt":0.3200257502180179,"spread":0.2591038629219132,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007535046,0.00007433523,0.0001153814,0.0001399191,0.0002561102,0.00006461398,0.0002311244,0.00001982463,0.000007849904],"category_scores_gemma":[0.00009859218,0.00005717366,0.00006619756,0.0003963838,0.00003121871,0.0004115802,0.00004182632,0.0001448129,1.127131e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004803184,"about_ca_system_score_gemma":0.0001666115,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001754955,"about_ca_topic_score_gemma":0.0003541482,"domain_scores_codex":[0.9990456,0.00003628301,0.0004365662,0.0001017783,0.0001615409,0.0002181994],"domain_scores_gemma":[0.9985246,0.0004381091,0.0005358252,0.0001018765,0.0003654538,0.00003413187],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005593088,0.0002094965,0.01617076,0.00008403877,0.0003699704,0.000003152306,0.01194683,0.0005524884,0.01474833,0.07995307,0.0001291187,0.8757768],"study_design_scores_gemma":[0.005425394,0.005793042,0.2668498,0.0001210973,0.0003425691,0.001034041,0.007634403,0.5444006,0.02348618,0.1429818,0.001380254,0.0005508497],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4038935,0.0002426582,0.5954987,0.0001341175,0.00005837858,0.0001452849,0.000001692098,0.000009277475,0.0000163386],"genre_scores_gemma":[0.9413392,0.00001020838,0.05855054,0.00003685121,0.00004791664,0.00000877367,6.376932e-7,0.000004698752,0.000001175505],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.875226,"threshold_uncertainty_score":0.2331474,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2013029218","doi":"10.1007/s10836-010-5148-9","title":"Defining and Providing Coverage for Assertion-Based Dynamic Verification","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University; CMC Microsystems (Canada)","funders":"","keywords":"Assertion; Nondeterministic algorithm; Computer science; Programming language; Automaton; Property (philosophy); Key (lock); Code coverage; Theoretical computer science; Algorithm; Software; Computer security","retraction":null,"screen_n_in":null,"score":{"opus":0.0142140174867951,"gpt":0.2958769194560997,"spread":0.2816629019693045,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001864417,0.00008147553,0.0001195963,0.0001226929,0.0001632395,0.0001325461,0.0003187247,0.00005202014,6.424312e-7],"category_scores_gemma":[0.003055879,0.00007711703,0.00003859535,0.0002388931,0.0000190807,0.0006019606,0.00001953731,0.0003794322,5.474477e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001011037,"about_ca_system_score_gemma":0.0004359068,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002169957,"about_ca_topic_score_gemma":0.000003656192,"domain_scores_codex":[0.9990627,0.0000470958,0.0003422333,0.0001447182,0.000156802,0.000246502],"domain_scores_gemma":[0.9982495,0.0006723508,0.0005739119,0.0001743705,0.0002801931,0.00004970773],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004536539,0.00007154125,0.004727962,0.00008395962,0.00002296048,0.00000220617,0.0002300757,0.004417538,0.3914104,0.224985,0.00001402943,0.373989],"study_design_scores_gemma":[0.0003933299,0.000383425,0.007802136,0.00004311041,0.00001262618,0.0001227636,0.000007228978,0.9713351,0.01079489,0.008681653,0.0003208338,0.0001028975],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3136696,0.0001105779,0.6857036,0.0001617362,0.000183746,0.00008864866,2.535737e-7,0.00002743524,0.00005442703],"genre_scores_gemma":[0.5544883,9.730479e-7,0.445441,0.00003026235,0.00002650877,0.000004624008,3.964373e-7,0.000005281734,0.000002656833],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9669176,"threshold_uncertainty_score":0.3658393,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2289165590","doi":"10.1007/s10836-016-5573-5","title":"A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets","year":2016,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University; University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Static random-access memory; Transistor; Event (particle physics); Memory cell; Optoelectronics; Computer science; Materials science; Physics; Electrical engineering; Engineering; Computer hardware; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.007699281476847848,"gpt":0.196690642180013,"spread":0.1889913607031652,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064107,0.0002407784,0.0003390168,0.0002400382,0.00006786713,0.00003953087,0.0003206934,0.00008857105,0.0001693643],"category_scores_gemma":[0.0004980497,0.000188485,0.0001445037,0.0003970183,0.00001678982,0.0002319547,0.00001482891,0.0004065646,0.00009917527],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001582438,"about_ca_system_score_gemma":0.0002933249,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002378667,"about_ca_topic_score_gemma":0.00001236052,"domain_scores_codex":[0.9978775,0.00006168045,0.0006464634,0.0001669776,0.0003741595,0.0008731981],"domain_scores_gemma":[0.9985834,0.0005670783,0.0002319001,0.0002149207,0.0001916589,0.0002110485],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005866302,0.0001037048,0.00006926996,0.00005848403,0.00009006803,0.00003210286,0.0001653376,0.7294497,0.1729402,0.00008567069,0.003369471,0.09357727],"study_design_scores_gemma":[0.006978297,0.01408461,0.001826106,0.001954579,0.0004485429,0.002182973,0.00005922755,0.4112431,0.1976916,0.00235222,0.358641,0.002537773],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9395359,0.003057847,0.05193015,0.0006313723,0.0005211883,0.0002715757,0.000003740034,0.0002442984,0.003803937],"genre_scores_gemma":[0.996324,0.000006185506,0.002639775,0.00006987098,0.0004235286,0.000006613532,3.390889e-7,0.00007492914,0.0004547735],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.3552715,"threshold_uncertainty_score":0.7686195,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2048887088","doi":"10.1007/s10836-008-5088-9","title":"Modeling and Evaluating Errors Due to Random Clock Shifts in Quantum-Dot Cellular Automata Circuits","year":2008,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Quantum-Dot Cellular Automata","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Quantum dot cellular automaton; Adder; Cellular automaton; Computer science; Gaussian; Electronic circuit; Standard deviation; Phase (matter); Algorithm; Electronic engineering; Topology (electrical circuits); Mathematics; Physics; Engineering; Electrical engineering; Quantum mechanics; Statistics; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.05370358469519648,"gpt":0.2834961300481714,"spread":0.2297925453529749,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00419219,0.0003227177,0.0006921916,0.0006188107,0.0003001754,0.0001490992,0.001245161,0.0001006854,0.000003637614],"category_scores_gemma":[0.002679976,0.0003128554,0.0001193711,0.001258888,0.00003975003,0.0009324867,0.000341977,0.0009319991,0.00001100754],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003615901,"about_ca_system_score_gemma":0.001114904,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00009230695,"about_ca_topic_score_gemma":0.00002586942,"domain_scores_codex":[0.9957867,0.0003677921,0.001309479,0.0005210048,0.0009426671,0.001072372],"domain_scores_gemma":[0.9975529,0.0007278008,0.0005712415,0.0005315949,0.0003330491,0.0002834608],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000105783,0.0003263614,0.00307274,0.0001307386,0.0001205019,0.003416334,0.006531497,0.799415,0.1402772,0.006621854,0.0000696206,0.03991237],"study_design_scores_gemma":[0.002261132,0.0006459312,0.001377228,0.0003256297,0.00002253766,0.003101732,0.00005280446,0.9871599,0.0009500167,0.003755983,0.00001543695,0.0003316562],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8188195,0.002164019,0.1780777,0.0003536533,0.0001867532,0.0002325203,3.336213e-7,0.0001064697,0.0000590168],"genre_scores_gemma":[0.9782309,0.00001835583,0.02143435,0.0001196343,0.0001437544,0.000005591327,5.538927e-7,0.00003833073,0.000008520022],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1877449,"threshold_uncertainty_score":0.9999323,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2159145160","doi":"10.1007/s10836-013-5379-7","title":"Correlation of Heavy-Ion and Laser Testing on a DC/DC PWM Controller","year":2013,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"China Institute of Atomic Energy; CMC Microsystems","keywords":"Laser; Pulse-width modulation; Heavy ion; Materials science; Pulsed laser; Ion; Wavelength; Ultrafast laser spectroscopy; Controller (irrigation); Pulse (music); Transient (computer programming); Optoelectronics; Atomic physics; Optics; Physics; Voltage; Computer science; Detector","retraction":null,"screen_n_in":null,"score":{"opus":0.007710728141407867,"gpt":0.2063681278560813,"spread":0.1986573997146735,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006107042,0.0001730811,0.0003247381,0.0002059798,0.00006814397,0.00003927494,0.0001099156,0.00009188856,0.00001276969],"category_scores_gemma":[0.001832428,0.0001584187,0.00005598125,0.0003588875,0.00002637765,0.0003160616,0.00001058151,0.0006628159,0.000006403176],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003232302,"about_ca_system_score_gemma":0.0001093188,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001561257,"about_ca_topic_score_gemma":0.000004164545,"domain_scores_codex":[0.9985278,0.00006643384,0.0005924802,0.0001103024,0.0002620148,0.0004409371],"domain_scores_gemma":[0.9975354,0.001570925,0.0004275894,0.0001014401,0.0002822381,0.00008242252],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002532929,0.00002939825,0.002633035,0.00004448535,0.00006982285,0.000002211704,0.00006641237,0.9417571,0.02049798,0.0002850466,0.0002438899,0.03434531],"study_design_scores_gemma":[0.001047342,0.001061049,0.009392724,0.0001925372,0.00004069543,0.0001644303,0.00001743057,0.9824338,0.003727835,0.001647581,0.0001171872,0.0001573765],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9924911,0.00128063,0.00450444,0.00008851936,0.00016752,0.0002222513,5.833302e-7,0.00007162479,0.001173355],"genre_scores_gemma":[0.9979092,0.00001114002,0.001745677,0.00004153483,0.0002212761,0.00000623098,5.932778e-7,0.00004010109,0.00002423454],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.04067674,"threshold_uncertainty_score":0.6460125,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3157381594","doi":"10.1007/s10836-021-05941-5","title":"Radiation Tolerant SRAM Cell Design in 65nm Technology","year":2021,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Dice; Static random-access memory; Schematic; CMOS; Overhead (engineering); Radiation hardening; Radiation; Chip; Radiation tolerance; Embedded system; Computer hardware; Engineering; Electronic engineering; Computer science; Electrical engineering; Physics; Detector","retraction":null,"screen_n_in":null,"score":{"opus":0.007361684263400895,"gpt":0.2074616294307185,"spread":0.2000999451673176,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006609068,0.0001357395,0.0002556044,0.0003678856,0.00003635422,0.00002807887,0.0001691183,0.0001258616,0.00001316792],"category_scores_gemma":[0.0006966261,0.00014753,0.00005044865,0.00112594,0.00001271956,0.0001825074,0.00001130363,0.0008746181,0.000005685366],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008513533,"about_ca_system_score_gemma":0.0005715534,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001785372,"about_ca_topic_score_gemma":0.00000772542,"domain_scores_codex":[0.998579,0.00008873454,0.0005028978,0.0001110507,0.000178858,0.0005394911],"domain_scores_gemma":[0.9990203,0.0004655717,0.0001880136,0.000138064,0.0001426683,0.00004534445],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000004846575,0.00003122941,0.0006171048,0.00002092177,0.00001998874,0.0000686989,0.00005436849,0.9660828,0.01090366,0.0002466964,0.000122596,0.02182714],"study_design_scores_gemma":[0.0006441273,0.0002761676,0.0006400106,0.00006136116,0.00002067203,0.0005340261,0.00002992143,0.9687021,0.02529195,0.002598426,0.001047123,0.0001541121],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9197462,0.01780502,0.06062508,0.0002614791,0.000336168,0.0001398913,3.659952e-7,0.0001496354,0.0009361919],"genre_scores_gemma":[0.9908138,0.00002741641,0.008928141,0.00002981655,0.0001405144,0.000004575698,6.846896e-7,0.00003518557,0.00001984919],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.07106765,"threshold_uncertainty_score":0.6016098,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2012213246","doi":"10.1007/s10836-013-5431-7","title":"Single-Event Transient Measurements on a DC/DC Pulse Width Modulator Using Heavy Ion, Proton, and Pulsed Laser","year":2014,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; China Institute of Atomic Energy; Cisco Systems","keywords":"Proton; Laser; Pulsed laser; Transient (computer programming); Heavy ion; Pulse (music); Ion; Pulse-width modulation; Materials science; Atomic physics; Optics; Nuclear physics; Physics; Voltage; Detector; Computer science","retraction":null,"screen_n_in":null,"score":{"opus":0.02495067129405753,"gpt":0.2394615647324939,"spread":0.2145108934384364,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001426028,0.0002980079,0.0003917536,0.0002484533,0.0001399659,0.00007827777,0.0001825443,0.0001042561,0.000008019544],"category_scores_gemma":[0.0006485715,0.00028319,0.0001007272,0.0003682502,0.0000283569,0.0002650277,0.00001125108,0.00070459,0.000002007449],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001163039,"about_ca_system_score_gemma":0.0001970284,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000005658365,"about_ca_topic_score_gemma":0.000008472144,"domain_scores_codex":[0.9975678,0.0001539256,0.0006944579,0.0002174351,0.0005798756,0.0007864885],"domain_scores_gemma":[0.9988354,0.0002331936,0.0003258189,0.000205023,0.0002183001,0.0001822384],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005581462,0.0001291353,0.000531904,0.0000945491,0.0001073699,0.000004472363,0.00009821499,0.905918,0.07512629,0.00003578442,0.0000300694,0.01786842],"study_design_scores_gemma":[0.001453189,0.001963686,0.0009187846,0.0003697699,0.00009614669,0.0002794334,0.000006732569,0.9257305,0.06724211,0.0006274855,0.0009831015,0.0003291032],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9772728,0.000701506,0.02085941,0.00009642588,0.0002634048,0.0004684932,8.096463e-7,0.00009384956,0.0002432853],"genre_scores_gemma":[0.9977369,0.000005755761,0.001733982,0.00008028305,0.0003413073,0.00001194493,8.732425e-7,0.00008210488,0.000006848106],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.02046409,"threshold_uncertainty_score":0.999962,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2167640923","doi":"10.1007/s10836-009-5137-z","title":"Using Stochastic Differential Equation for Verification of Noise in Analog/RF Circuits","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia; Concordia University","funders":"","keywords":"Noise (video); Electronic circuit; Electronic engineering; Computer science; Analogue electronics; Process (computing); Face (sociological concept); Engineering; Electrical engineering; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.05071285545504216,"gpt":0.2646978286925901,"spread":0.2139849732375479,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004863356,0.0001028142,0.0002282937,0.0002398201,0.00003603664,0.00001481425,0.0001210649,0.0000768236,0.00000704612],"category_scores_gemma":[0.0005709906,0.0001045622,0.00007056992,0.000246398,0.00001805049,0.0001486726,0.000002965971,0.0004039365,4.150165e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001359492,"about_ca_system_score_gemma":0.0001772126,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001140341,"about_ca_topic_score_gemma":0.00001755983,"domain_scores_codex":[0.9989662,0.00001963667,0.0005050501,0.000080237,0.0001484651,0.000280415],"domain_scores_gemma":[0.9991016,0.0002956501,0.000286488,0.00008099551,0.0001903435,0.00004491946],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000009077796,0.00002565622,0.0003654045,0.00003934024,0.00002404877,0.00000103796,0.00008057501,0.1964076,0.7923704,0.002429371,0.000004001505,0.008243501],"study_design_scores_gemma":[0.001364212,0.0004192027,0.008345501,0.0002180221,0.0001567827,0.0001395677,0.00005813109,0.9547669,0.02085227,0.01340787,0.00001167022,0.0002599085],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4894799,0.0001144921,0.5101671,0.000001149504,0.0001205415,0.00007029776,0.000001020572,0.000009868118,0.00003563918],"genre_scores_gemma":[0.9992948,0.000001628186,0.000452679,0.000002605531,0.0002188152,0.000002988622,0.000002300082,0.0000218787,0.000002284245],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7715182,"threshold_uncertainty_score":0.4263921,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2190904686","doi":"10.1007/s10836-015-5549-x","title":"Simulation and Experimental Evaluation of a Soft Error Tolerant Layout for SRAM 6T Bitcell in 65nm Technology","year":2015,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan; Dalhousie University","funders":"","keywords":"Soft error; Static random-access memory; Computer science; Integrated circuit layout; Electronic engineering; Scheme (mathematics); Engineering; Integrated circuit; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.05273067149341603,"gpt":0.3369088862991162,"spread":0.2841782148057002,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00158608,0.0001039296,0.0002182218,0.0003195805,0.00002276298,0.00001093099,0.00008508071,0.00008884589,0.000001852749],"category_scores_gemma":[0.001408536,0.0001054389,0.00003038123,0.0003129369,0.00001971452,0.0001716094,0.000009214415,0.00024995,2.375733e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006983168,"about_ca_system_score_gemma":0.0003392338,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002387365,"about_ca_topic_score_gemma":0.000009186021,"domain_scores_codex":[0.9988564,0.00004649659,0.0004407041,0.00008558411,0.0002668197,0.0003040046],"domain_scores_gemma":[0.9989482,0.0003662206,0.0002398402,0.00007651836,0.0003265936,0.0000426239],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002835342,0.00003288796,0.0004212127,0.00001963174,0.00002084349,6.094792e-7,0.0003101184,0.9948071,0.001231308,0.0001085257,0.00001058332,0.003008873],"study_design_scores_gemma":[0.001579357,0.000725812,0.0001615326,0.00005833337,0.00003540154,0.00003687485,0.000154305,0.9933125,0.001548515,0.002243097,0.00005299896,0.00009131124],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9876617,0.004507282,0.007269762,0.00004438006,0.0001012603,0.0002870957,5.784946e-7,0.00003385036,0.00009407452],"genre_scores_gemma":[0.9975445,5.784371e-8,0.002340539,0.000005333088,0.00006985384,0.00001363526,7.699466e-7,0.00002283165,0.000002444028],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.009882818,"threshold_uncertainty_score":0.4299672,"prediction_status":"machine_predicted_unvalidated"},"labels":[{"model":"gemma","categories":[],"domain":null,"study_design":"simulation_or_modeling","genre":"empirical","about_ca_system":false,"about_ca_topic":false,"confidence":"low"},{"model":"gpt","categories":[],"domain":null,"study_design":"simulation_or_modeling","genre":"empirical","about_ca_system":false,"about_ca_topic":false,"confidence":"low"}],"label_agreement":"agree"},{"id":"W1505256921","doi":"10.1023/a:1012820722053","title":"Why is Combinational ATPG Efficiently Solvable for Practical VLSI Circuits?","year":2001,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Centre International de Recherche sur le Cancer","keywords":"Bounded function; Class (philosophy); Combinational logic; Automatic test pattern generation; Computer science; Electronic circuit; Algorithm; Discrete mathematics; Mathematics; Logic gate; Engineering; Artificial intelligence; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.0278164503253915,"gpt":0.2647368942339958,"spread":0.2369204439086043,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000817749,0.0001807317,0.0002677088,0.0002053434,0.0001423364,0.00008363373,0.0002131179,0.00008822887,0.00007365514],"category_scores_gemma":[0.0006512559,0.0001740487,0.0001115662,0.0004619818,0.0000264084,0.0005483946,0.00001511357,0.0005693457,0.0000169036],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004443338,"about_ca_system_score_gemma":0.0003995672,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002764136,"about_ca_topic_score_gemma":0.000003025662,"domain_scores_codex":[0.9981728,0.0000224734,0.000547558,0.0001339172,0.0004084736,0.0007147836],"domain_scores_gemma":[0.998398,0.0007189851,0.0002379325,0.0001312828,0.0004006562,0.000113147],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001663346,0.001204134,0.01619994,0.000539543,0.001110444,0.0002744512,0.001289683,0.5855622,0.09237289,0.01523419,0.239148,0.04689814],"study_design_scores_gemma":[0.003483968,0.001792744,0.002129095,0.0002598296,0.0001813311,0.002746572,0.00007866036,0.8382699,0.008167071,0.004384152,0.1378751,0.0006315897],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7196935,0.001927062,0.2686532,0.002513436,0.001118525,0.0004864621,0.000005399856,0.0002928346,0.005309545],"genre_scores_gemma":[0.9925885,0.00002507562,0.006440048,0.0003714557,0.000404089,0.000008980614,0.00000195138,0.00005610363,0.0001037633],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.272895,"threshold_uncertainty_score":0.7097502,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1555935381","doi":"10.1023/a:1008365918776","title":"Diagnosis Method Using ΔIDDQ Probabilistic Signatures: Theory and Results","year":2000,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"École de Technologie Supérieure","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Robustness (evolution); Computer science; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02693613044304337,"gpt":0.2876281552551236,"spread":0.2606920248120803,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004242643,0.000164928,0.0002807524,0.0001429285,0.0002348294,0.0001744796,0.0005308529,0.00006696719,0.000009885885],"category_scores_gemma":[0.005142278,0.0001364722,0.00007640311,0.0005934818,0.00003937897,0.0005031257,0.00005531239,0.0006147142,0.000001411314],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001339285,"about_ca_system_score_gemma":0.0003924377,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001783539,"about_ca_topic_score_gemma":0.000003012958,"domain_scores_codex":[0.9978365,0.0003949876,0.0006753277,0.0002766982,0.0002871376,0.0005293886],"domain_scores_gemma":[0.9949023,0.004023482,0.0005254018,0.0002173797,0.0002051993,0.0001262906],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008706475,0.00006635633,0.0007944914,0.00002861989,0.00004613358,0.0001024603,0.0005519637,0.02947388,0.002311037,0.008329726,0.000043808,0.9582428],"study_design_scores_gemma":[0.002203285,0.001600308,0.004788655,0.00144916,0.000220152,0.0066685,0.0001044774,0.7273949,0.001310278,0.2518418,0.001551932,0.0008665367],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6274374,0.006853976,0.3628766,0.0004349454,0.0001412141,0.0001853672,0.000001757036,0.000138416,0.001930323],"genre_scores_gemma":[0.9372768,0.00002631619,0.06224455,0.0001654122,0.0002315864,0.000001608438,1.641857e-7,0.00001355358,0.00003998409],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.9573763,"threshold_uncertainty_score":0.6156159,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2582843339","doi":"10.1007/s10836-016-5639-4","title":"Fast and Automated Electromigration Analysis for CMOS RF PA Design","year":2017,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Copper Interconnects and Reliability","field":"Materials Science","cited_by":4,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"National Natural Science Foundation of China","keywords":"Reliability (semiconductor); Electromigration; Parametric statistics; Electronic engineering; CMOS; Process (computing); Parametric model; Sampling (signal processing); Engineering; Power (physics); Radio frequency; Computer science; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.04114188414690397,"gpt":0.3082521754887658,"spread":0.2671102913418618,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001799931,0.0001072903,0.0002998253,0.0001024825,0.0004472303,0.0003125406,0.0002634951,0.00005076746,0.00002507752],"category_scores_gemma":[0.002316658,0.00007866829,0.0001078984,0.0001087183,0.00005659297,0.0003242444,0.00003174819,0.0001485617,0.000001490045],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001254418,"about_ca_system_score_gemma":0.000239971,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005144317,"about_ca_topic_score_gemma":0.00007901305,"domain_scores_codex":[0.9988676,0.00006367096,0.0004002907,0.0001685223,0.0001481199,0.0003517773],"domain_scores_gemma":[0.9981353,0.0004716638,0.0007683638,0.000209663,0.0003492301,0.00006573098],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001109099,0.00004849961,0.006504038,0.00002101233,0.0001493397,0.000004045916,0.0001333811,0.005960447,0.9819239,0.0001150444,0.0001931782,0.004836148],"study_design_scores_gemma":[0.001437619,0.00293079,0.0514105,0.0001392119,0.001097104,0.0002602493,0.00008841405,0.7142125,0.2229829,0.004896616,0.0001854194,0.0003586689],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9491103,0.0003136753,0.04981646,0.0004242233,0.0000964198,0.000142672,0.000001963551,0.00004343062,0.00005089889],"genre_scores_gemma":[0.9897318,0.000007248113,0.0100607,0.00002368454,0.0001288214,0.000004285292,4.276994e-7,0.000008699863,0.00003433202],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7589411,"threshold_uncertainty_score":0.3439779,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2998594652","doi":"10.1007/s10836-019-05832-w","title":"Multi-PVT-Point Analysis and Comparison of Recent Small-Delay Defect Quality Metrics","year":2019,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Quality (philosophy); Reliability engineering; Point (geometry); Computer science; Mathematics; Engineering; Physics; Geometry","retraction":null,"screen_n_in":null,"score":{"opus":0.089299062747093,"gpt":0.3370949925902849,"spread":0.2477959298431919,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003032033,0.000159466,0.0006997844,0.0005913636,0.00009034999,0.0000886154,0.0005712577,0.00006271076,0.000007547938],"category_scores_gemma":[0.002770283,0.0001357584,0.0002487342,0.002895014,0.00002643655,0.0002834374,0.0001233996,0.000550729,0.000001840213],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001660737,"about_ca_system_score_gemma":0.0002981462,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00009037902,"about_ca_topic_score_gemma":0.00006802113,"domain_scores_codex":[0.9975904,0.0002351301,0.001058395,0.0002647571,0.000399116,0.0004521731],"domain_scores_gemma":[0.9957816,0.001592703,0.001586772,0.0003033385,0.0006132465,0.000122347],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002291014,0.0001893104,0.8318843,0.00005251629,0.000499264,0.000008663489,0.0004981496,0.009531655,0.01269161,0.0007922269,0.00000611184,0.1438439],"study_design_scores_gemma":[0.001297461,0.001260471,0.1665063,0.0001370496,0.0005803164,0.0002228665,0.0002345494,0.8253431,0.002981044,0.0009377209,0.00008940117,0.0004097016],"study_design_candidate":"observational","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6203101,0.001626695,0.3777065,0.00007485969,0.00006455753,0.00005783242,4.837145e-7,0.0000230443,0.0001359817],"genre_scores_gemma":[0.9556488,0.00002428792,0.04423483,0.00003753975,0.00003593282,4.30367e-7,5.303623e-7,0.000007777914,0.000009864712],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8158115,"threshold_uncertainty_score":0.5536065,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2051713040","doi":"10.1007/s10836-014-5492-2","title":"Single Event Resilient Dynamic Logic Designs","year":2014,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; Fundamental Research Funds for the Central Universities; University of Saskatchewan; Texas A and M University","keywords":"Charge sharing; Node (physics); Computer science; Inverter; Capacitor; Electronic engineering; Domino logic; Logic family; Logic gate; Event (particle physics); Differential (mechanical device); Logic synthesis; Electrical engineering; Engineering; Embedded system; Voltage; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.01345552873136608,"gpt":0.2388309884900765,"spread":0.2253754597587104,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001032318,0.0001710043,0.0002535589,0.0001770395,0.00006915197,0.00003739812,0.0002545461,0.00007370688,0.00001360259],"category_scores_gemma":[0.001068015,0.0001609214,0.00009629359,0.0003401471,0.00002021232,0.0001563584,0.00001296784,0.000619931,0.00001196159],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001139457,"about_ca_system_score_gemma":0.0001418083,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001365529,"about_ca_topic_score_gemma":0.00001038503,"domain_scores_codex":[0.9983459,0.0001036568,0.0005154953,0.0001116118,0.0002844111,0.0006389123],"domain_scores_gemma":[0.9987059,0.0006368847,0.0002622241,0.0001727571,0.0001281604,0.00009402599],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000006131195,0.00003474464,0.00006957547,0.00002294102,0.00004197217,0.000004663043,0.00003642824,0.9391473,0.03043382,0.0008768237,0.000199529,0.02912605],"study_design_scores_gemma":[0.0003931919,0.001228958,0.0006191567,0.00007973565,0.00004304558,0.0003568157,0.000009249366,0.9843207,0.002907909,0.007218406,0.002623705,0.0001991288],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7467778,0.003328305,0.24648,0.0001390857,0.000477827,0.0001400374,3.989469e-7,0.0002067616,0.00244984],"genre_scores_gemma":[0.994756,0.00001074798,0.004890757,0.00005188046,0.0002049967,0.000002482433,6.37857e-7,0.00004651999,0.00003601232],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2479782,"threshold_uncertainty_score":0.6562185,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1968180136","doi":"10.1007/s10836-009-5124-4","title":"Low-Cost 20 Gbps Digital Test Signal Synthesis Using SiGe and InP Logic","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Semiconductor Lasers and Optical Devices","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Air Canada","funders":"Georgia Institute of Technology","keywords":"Materials science; SIGNAL (programming language); Electronic engineering; Optoelectronics; Computer science; Embedded system; Computer hardware; Engineering; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.01550662905539283,"gpt":0.2199462664591592,"spread":0.2044396374037664,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002415573,0.0001647431,0.0002491449,0.0001013553,0.00007354569,0.0001280965,0.0001525492,0.00008829552,0.00005407283],"category_scores_gemma":[0.001252799,0.0001378735,0.00006085456,0.0001927718,0.00004900894,0.0004527495,0.00002455133,0.0007651392,0.000004339701],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007686079,"about_ca_system_score_gemma":0.00009327615,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003938778,"about_ca_topic_score_gemma":0.000008305407,"domain_scores_codex":[0.9989136,0.000008338992,0.0003620533,0.0001083133,0.0001632243,0.0004444946],"domain_scores_gemma":[0.9985039,0.001024983,0.000138227,0.00008238533,0.0001033288,0.000147137],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001125186,0.00007468072,0.02256961,0.00007548455,0.00007942166,0.00008726765,0.00005170197,0.00963477,0.9374436,0.0001126309,0.00005402875,0.02980556],"study_design_scores_gemma":[0.001395195,0.0008272771,0.01226737,0.001014756,0.0003951315,0.005282367,0.0002840355,0.7653887,0.205776,0.004207102,0.001661577,0.001500512],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9979327,0.0004968002,0.0006227733,0.00003124812,0.000136656,0.00005223838,0.000005116854,0.00004905708,0.0006734643],"genre_scores_gemma":[0.9977656,0.000008381775,0.001794024,0.00002719617,0.0003662946,9.533158e-7,4.385794e-7,0.00003050101,0.000006631707],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7557539,"threshold_uncertainty_score":0.5622318,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3039205666","doi":"10.1007/s10836-020-05890-5","title":"Evaluation of Ionizing Radiation Effects on Device Modules Used in Wireless-Based Monitoring Systems","year":2020,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Western University","funders":"","keywords":"Microcontroller; Wireless; Commercial off-the-shelf; Transmission (telecommunications); Embedded system; Electromagnetic shielding; Computer science; Ionizing radiation; Radiation; Reliability (semiconductor); Computer hardware; Electronic engineering; Engineering; Electrical engineering; Software; Telecommunications; Irradiation; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.0381793060633342,"gpt":0.2762825501602797,"spread":0.2381032440969456,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002521946,0.0001837964,0.0003748022,0.0002936697,0.00004022273,0.00003567457,0.0001835102,0.00009451824,0.000001110645],"category_scores_gemma":[0.002153219,0.0001942251,0.00007007995,0.000766032,0.000008715654,0.0002498113,0.000005994846,0.0006252873,0.000001646155],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001606772,"about_ca_system_score_gemma":0.0004468383,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009722366,"about_ca_topic_score_gemma":0.000003354738,"domain_scores_codex":[0.9974903,0.0003544709,0.0006962444,0.000137938,0.0009187325,0.0004022839],"domain_scores_gemma":[0.9976591,0.001286692,0.0004941031,0.0001183379,0.0003620383,0.00007970152],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001588251,0.00001901664,0.004482851,0.0002206114,0.00005345423,0.000003526035,0.0001422685,0.9147448,0.04037837,0.00007500166,0.000005396909,0.03985882],"study_design_scores_gemma":[0.001346484,0.0005647402,0.006908957,0.0006080527,0.0001024283,0.000008157506,0.00002847036,0.935121,0.05509305,0.00006881349,0.000009598479,0.0001402416],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9902554,0.004159261,0.004713642,0.00005694715,0.0003503498,0.0003269568,5.198477e-7,0.00006947647,0.00006746899],"genre_scores_gemma":[0.9990287,0.00001143749,0.0004080687,0.00001127216,0.0004771264,0.00001427122,0.000001178945,0.00004770462,2.294028e-7],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.03971858,"threshold_uncertainty_score":0.7920268,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2042512025","doi":"10.1007/s10836-009-5131-5","title":"Qualifying Serial Interface Jitter Rapidly and Cost-effectively","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Transmitter; Computer science; Bit error rate; Interface (matter); Computer hardware; Electronic engineering; Real-time computing; Embedded system; Engineering; Telecommunications; Decoding methods; Parallel computing","retraction":null,"screen_n_in":null,"score":{"opus":0.02363535967585282,"gpt":0.2826714233076269,"spread":0.2590360636317741,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001566993,0.0001500625,0.0002481896,0.0001426038,0.0001771686,0.0002463654,0.0005297492,0.00006568435,0.000005255833],"category_scores_gemma":[0.001746821,0.0001290434,0.00006319596,0.000320406,0.00004171013,0.0007084638,0.000121567,0.001049809,0.000003542805],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006176364,"about_ca_system_score_gemma":0.000279559,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001544917,"about_ca_topic_score_gemma":0.00001680113,"domain_scores_codex":[0.9985557,0.00009471439,0.0004120886,0.0002113109,0.0002293876,0.0004968643],"domain_scores_gemma":[0.9981066,0.0008635305,0.0004925974,0.0001660478,0.0002428533,0.0001283907],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000003898462,0.00005442089,0.01449572,0.00002935839,0.00004485064,0.00005876807,0.0009041934,0.0003934241,0.421885,0.003279932,0.0001382655,0.5587122],"study_design_scores_gemma":[0.01454549,0.01020675,0.1176268,0.002394504,0.0003707955,0.05253069,0.0007897842,0.5915479,0.1238819,0.06530042,0.01654715,0.004257819],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7783893,0.0003183463,0.2198204,0.0003660553,0.000475244,0.0000934113,2.109937e-7,0.00005991664,0.0004770596],"genre_scores_gemma":[0.9904516,0.000002348057,0.008843818,0.0001399789,0.0005294057,0.000001807642,7.140994e-8,0.00001261922,0.00001834939],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5911545,"threshold_uncertainty_score":0.5262238,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1998292906","doi":"10.1007/s10836-009-5127-1","title":"Testing Multilayer Flexible Wireless Multisensor Platforms","year":2009,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"","keywords":"Embedded system; Wireless; System testing; Computer science; Reliability (semiconductor); Integration testing; Bandwidth (computing); Engineering; Computer hardware; Power (physics); Computer network; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.03771603001357316,"gpt":0.2655309691858157,"spread":0.2278149391722425,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001118671,0.0002612585,0.0004131427,0.0002777764,0.0003208928,0.0002296209,0.001065873,0.0000874968,0.000003252241],"category_scores_gemma":[0.002336322,0.000219284,0.0001408401,0.001190919,0.00002777942,0.001134896,0.00007279482,0.0008629875,0.00001179272],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000235323,"about_ca_system_score_gemma":0.0005560007,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001595999,"about_ca_topic_score_gemma":0.000002124343,"domain_scores_codex":[0.9972603,0.00003571812,0.0008546727,0.0003150748,0.0005216157,0.001012588],"domain_scores_gemma":[0.9969397,0.0009676294,0.0009442864,0.0003166939,0.0006213428,0.0002104083],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001925838,0.0001264679,0.007925541,0.00001419148,0.00002724034,0.0001994813,0.0002504638,0.006717709,0.07998857,0.003719122,0.00007220075,0.9009571],"study_design_scores_gemma":[0.001665902,0.002094628,0.03671107,0.0007011396,0.00004595928,0.005647863,0.00007360247,0.9248277,0.01067747,0.01655087,0.0002771562,0.000726669],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8426809,0.0005972092,0.1536228,0.000294282,0.0002105686,0.0001117203,3.45438e-7,0.0003076355,0.002174584],"genre_scores_gemma":[0.9504135,0.000002225399,0.0487471,0.0003289267,0.0004324014,8.390437e-7,2.222699e-7,0.00001729424,0.00005744679],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.91811,"threshold_uncertainty_score":0.8942142,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2087652213","doi":"10.1007/s10836-009-5125-3","title":"Applications for Low Frequency Impedance Analysis Systems","year":2009,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Electrical and Bioimpedance Tomography","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Thames Valley Children's Centre; Simon Fraser University","funders":"","keywords":"Instrumentation (computer programming); Electrical impedance; Electronic engineering; Electrical conductor; Electrical engineering; Computer science; Materials science; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.006762265601904397,"gpt":0.2253841429313375,"spread":0.2186218773294331,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003005105,0.0001197873,0.0002960756,0.0002928524,0.00007028277,0.00004008095,0.0001979048,0.00005212118,0.000001735603],"category_scores_gemma":[0.00008065036,0.0001008427,0.0002335615,0.001814379,0.000009729645,0.0001216513,0.000002278078,0.0002752782,0.000001051517],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001301201,"about_ca_system_score_gemma":0.00006912203,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002876841,"about_ca_topic_score_gemma":0.00000258293,"domain_scores_codex":[0.9988566,0.00001210083,0.0004578379,0.00009624013,0.0001506269,0.0004266035],"domain_scores_gemma":[0.9991854,0.0002004042,0.0002027775,0.0001135006,0.0002201689,0.00007778662],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004110636,0.0002969792,0.01211602,0.0003443988,0.002444882,0.00001638748,0.0001040921,0.5534658,0.1616631,0.01609394,0.001055016,0.2523582],"study_design_scores_gemma":[0.001139959,0.002269724,0.01044431,0.0001759905,0.001870085,0.0003016198,0.00004091424,0.9486004,0.0036637,0.02627197,0.004391875,0.0008295198],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2640622,0.02413175,0.7094812,0.0001542662,0.0001201198,0.0004786582,0.000007614945,0.0002477267,0.001316464],"genre_scores_gemma":[0.9951406,0.00005133072,0.004428557,0.00002574279,0.0003094151,0.00001643464,0.000001633067,0.00001122083,0.00001505173],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7310784,"threshold_uncertainty_score":0.4112248,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2085629207","doi":"10.1007/s10836-013-5398-4","title":"A Fault Tolerant Hierarchical Network on Chip Router Architecture","year":2013,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Retransmission; Network on a chip; Redundancy (engineering); Virtual channel; Fault tolerance; Router; Latency (audio); Computer science; Network packet; Embedded system; Computer network; Distributed computing; Engineering; Channel (broadcasting)","retraction":null,"screen_n_in":null,"score":{"opus":0.01369161401241672,"gpt":0.2226982318950668,"spread":0.2090066178826501,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007349242,0.0001648833,0.0002922963,0.0001153301,0.0001407273,0.0002624962,0.0006582409,0.00007541682,0.00002446058],"category_scores_gemma":[0.0001836479,0.0001151812,0.0001529166,0.000395753,0.00001875179,0.0002764807,0.00006798936,0.001095003,0.0000276433],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001201793,"about_ca_system_score_gemma":0.0001859952,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002147125,"about_ca_topic_score_gemma":0.000008941634,"domain_scores_codex":[0.9980158,0.0001797055,0.0005726118,0.0002030003,0.0003541178,0.0006747241],"domain_scores_gemma":[0.9984359,0.0005345234,0.0004167615,0.0002492542,0.0002265137,0.0001370361],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006030194,0.0001704657,0.001754824,0.00002563971,0.0001837842,0.0001134164,0.001094185,0.6480015,0.001234415,0.05760971,0.01796455,0.2717872],"study_design_scores_gemma":[0.0008788925,0.00285881,0.004103271,0.0006003716,0.00001489121,0.003918907,0.00002157733,0.9282057,0.00009808714,0.04622249,0.0126789,0.0003981038],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3707038,0.0005202189,0.6188596,0.003895999,0.001353562,0.000236923,1.654624e-7,0.0000976775,0.0043321],"genre_scores_gemma":[0.984676,0.000001458768,0.01207379,0.0009832348,0.002061498,0.000005607283,1.411454e-7,0.0000130574,0.0001852397],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.6139722,"threshold_uncertainty_score":0.4757304,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2016501039","doi":"10.1007/s10836-011-5206-y","title":"Analysis of Resistive Open Defects in Drowsy SRAM Cells","year":2011,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; Concordia University","funders":"","keywords":"Static random-access memory; Resistive touchscreen; Fault (geology); Voltage; Embedded system; Engineering; Electrical engineering; Electronic engineering; Reliability engineering; Computer hardware; Computer science","retraction":null,"screen_n_in":null,"score":{"opus":0.04106123653918303,"gpt":0.2490839654202657,"spread":0.2080227288810827,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005684728,0.0000911957,0.0003982644,0.0003272539,0.00001428419,0.00002458991,0.0002903256,0.00004142981,0.00007903467],"category_scores_gemma":[0.0001589045,0.00008080751,0.00007469918,0.0007159517,0.00001194851,0.0002019809,0.00003403288,0.000172801,0.000001212155],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001107084,"about_ca_system_score_gemma":0.00008302651,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001786318,"about_ca_topic_score_gemma":0.0001607088,"domain_scores_codex":[0.9990605,0.00003735594,0.0004820309,0.00007369892,0.0001041854,0.0002422355],"domain_scores_gemma":[0.9993084,0.0001794624,0.00028038,0.00009864291,0.00009382446,0.00003926297],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00007242768,0.00008968571,0.05516021,0.0000881811,0.0009968358,0.0000451425,0.001177846,0.04784465,0.8932023,0.0002851594,0.00007598763,0.0009615698],"study_design_scores_gemma":[0.001412584,0.0009536977,0.2796021,0.0005605835,0.001704796,0.00006444861,0.0005697687,0.03900498,0.6726248,0.002733445,0.000204798,0.0005640274],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9956256,0.0007664714,0.00005052598,0.000001381302,0.000107222,0.00005091748,0.000001498932,0.00001176833,0.003384652],"genre_scores_gemma":[0.998648,0.00001242728,0.001270968,0.000008252992,0.00003898644,0.000001104539,4.099205e-7,0.00001338279,0.000006503895],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2244419,"threshold_uncertainty_score":0.3295234,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1988957663","doi":"10.1007/s10836-005-6142-5","title":"An Analog Circuit Fault Characterization Methodology","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Interpolation (computer graphics); Fault (geology); Impulse (physics); Algorithm; Fault coverage; Data mining; Electronic circuit; Artificial intelligence; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.07310959031122055,"gpt":0.3039439901987346,"spread":0.230834399887514,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002016789,0.0001404913,0.0002835561,0.0002499782,0.000158774,0.0001373295,0.0008726453,0.00007107856,0.000009758584],"category_scores_gemma":[0.001135509,0.0001290071,0.00007988993,0.0006489683,0.00002230956,0.001360354,0.00003957241,0.0005024764,0.000007471307],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001726447,"about_ca_system_score_gemma":0.000420417,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006661644,"about_ca_topic_score_gemma":0.000006731683,"domain_scores_codex":[0.9980806,0.000279311,0.0005971384,0.0002243972,0.0002713623,0.000547178],"domain_scores_gemma":[0.9979649,0.0005030966,0.0007627989,0.0002556952,0.0003778813,0.0001355985],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[5.569328e-7,0.00006292715,0.00414263,0.000005346144,0.000021717,0.00002528979,0.0003310127,0.002939474,0.2312376,0.008490102,0.000008506275,0.7527348],"study_design_scores_gemma":[0.001388767,0.002797531,0.066986,0.0002131397,0.00009829384,0.008535141,0.00008223059,0.8811813,0.01161585,0.02241998,0.003821457,0.0008603074],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2929529,0.0001682271,0.7059445,0.0003470362,0.0001083752,0.00003326407,2.799337e-7,0.00007458407,0.0003709053],"genre_scores_gemma":[0.9647774,0.00000511476,0.03395584,0.0004316611,0.000793809,8.930401e-7,0.000001636805,0.00001255952,0.0000210509],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8782418,"threshold_uncertainty_score":0.5260757,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1592870878","doi":"10.1023/a:1012207210784","title":"Design for Delay Testability in High-Speed Digital ICs","year":2001,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Testability; Computer science; Reliability engineering; Embedded system; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.04282486703744718,"gpt":0.2572983600603183,"spread":0.2144734930228711,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001667556,0.0001441389,0.0002756634,0.0001741675,0.0001072056,0.0002137928,0.0006226642,0.0000536219,0.00000157451],"category_scores_gemma":[0.002980662,0.000128983,0.00008364272,0.0007950477,0.00002400696,0.0009801663,0.00005384376,0.0004098974,0.000001728283],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003036753,"about_ca_system_score_gemma":0.0006424873,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001155649,"about_ca_topic_score_gemma":0.000005862042,"domain_scores_codex":[0.9981663,0.00006108345,0.0006365567,0.000220714,0.0002506298,0.0006647073],"domain_scores_gemma":[0.9967602,0.002155064,0.0004600949,0.0001737755,0.0003530307,0.00009781371],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001663913,0.0004876024,0.1755556,0.00004267017,0.00005388766,0.0003687741,0.000473345,0.07546505,0.009019297,0.004522902,0.0001144015,0.7338798],"study_design_scores_gemma":[0.002253782,0.002378366,0.01638678,0.0002695216,0.00002682766,0.003592497,0.00005252224,0.8931532,0.0007450091,0.08027704,0.0003397335,0.0005246996],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3656895,0.0002173324,0.6335377,0.0001997779,0.00007016852,0.0001011518,3.0789e-7,0.00003918219,0.0001449031],"genre_scores_gemma":[0.9773548,0.000002818932,0.02238055,0.00006207105,0.0001690147,0.000001760308,3.437866e-7,0.00001213216,0.00001649473],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8176882,"threshold_uncertainty_score":0.5259774,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2058763883","doi":"10.1007/s10836-014-5448-6","title":"The Effect of Temperature-Induced Quiescent Operating Point Shift on Single-Event Transient Sensitivity in Analog/Mixed-Signal Circuits","year":2014,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; Cisco Systems","keywords":"Spice; Comparator; Analogue electronics; SIGNAL (programming language); Transient (computer programming); Analog signal; Electronic circuit; Mixed-signal integrated circuit; Sensitivity (control systems); Amplifier; Electronic engineering; Operational amplifier; Pulse-width modulation; Electrical engineering; Computer science; Engineering; Voltage; CMOS; Digital signal processing","retraction":null,"screen_n_in":null,"score":{"opus":0.006517793445694461,"gpt":0.2163019450339828,"spread":0.2097841515882884,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004876445,0.0003023867,0.0005375041,0.0002155494,0.0001525345,0.00007086515,0.0002231104,0.0001216966,0.000001888921],"category_scores_gemma":[0.001468762,0.0002240656,0.0001737643,0.000525102,0.00003365601,0.0001620568,0.00001190775,0.001444978,0.000001304978],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001085994,"about_ca_system_score_gemma":0.0001804202,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001256974,"about_ca_topic_score_gemma":0.0001737231,"domain_scores_codex":[0.9969246,0.0006973962,0.0008858005,0.0001878708,0.0005052282,0.0007990666],"domain_scores_gemma":[0.9959772,0.003218183,0.0003764037,0.0002255099,0.0001061328,0.00009657254],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002879358,0.00004232041,0.0006351524,0.00005883842,0.00006706157,0.00001398156,0.000172673,0.7578624,0.2070228,0.0002489171,0.0000175819,0.03382949],"study_design_scores_gemma":[0.001895127,0.007388736,0.01573624,0.0007817002,0.00007989694,0.0003046117,0.00003831275,0.634635,0.3384845,0.0001929011,0.00007355057,0.0003894593],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9961035,0.0005415948,0.002262506,0.0001231073,0.0003376045,0.0002728834,7.644386e-7,0.0000483226,0.0003097579],"genre_scores_gemma":[0.9996032,0.000005411271,0.00005046706,0.00002628852,0.0002560518,0.000005850209,8.766717e-7,0.00005042932,0.00000148984],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1314617,"threshold_uncertainty_score":0.9137129,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2050770656","doi":"10.1007/s10836-007-5036-0","title":"Scan Division Algorithm for Shift and Capture Power Reduction for At-Speed Test Using Skewed-Load Test Application Strategy","year":2008,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Automatic test pattern generation; Partition (number theory); Fault coverage; Reduction (mathematics); Power (physics); Test compression; Algorithm; Division (mathematics); Computer science; Test (biology); Fault (geology); Real-time computing; Engineering; Electronic circuit; Mathematics; Electrical engineering; Arithmetic","retraction":null,"screen_n_in":null,"score":{"opus":0.02796782504774324,"gpt":0.2656566068888696,"spread":0.2376887818411263,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008677667,0.0001942198,0.0002775245,0.0001356641,0.0006691786,0.0001091591,0.0003342127,0.00009230735,7.570208e-7],"category_scores_gemma":[0.001271279,0.0001792583,0.0001002508,0.0004092964,0.00005016368,0.0005866421,0.00005746734,0.0002962076,4.742955e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005112647,"about_ca_system_score_gemma":0.0007127054,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000393868,"about_ca_topic_score_gemma":0.000007638146,"domain_scores_codex":[0.9982324,0.00002552244,0.000541167,0.0003387397,0.0003088897,0.000553309],"domain_scores_gemma":[0.9972134,0.001078512,0.0007776882,0.0001828002,0.0006196005,0.0001279725],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000005568595,0.0003328577,0.01202621,0.00007847523,0.00005926983,0.00002214113,0.001056331,0.006775392,0.278486,0.0008476238,0.0002707365,0.7000394],"study_design_scores_gemma":[0.001288908,0.001697806,0.007975879,0.0001821705,0.00005299234,0.004215436,0.00006762531,0.9757111,0.002961449,0.005200024,0.0002738074,0.0003727837],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.225162,0.0009761662,0.7731334,0.0001805411,0.00009808959,0.000317532,0.0000049411,0.00005889883,0.00006848688],"genre_scores_gemma":[0.9524916,0.0000066641,0.04707158,0.00003122154,0.0003349068,0.000005683109,0.00000221159,0.00002244727,0.00003365556],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9689357,"threshold_uncertainty_score":0.7309941,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2078068977","doi":"10.1007/s10836-012-5289-0","title":"High Speed On-Chip Signal Generation for Debug and Diagnosis","year":2012,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Electronic engineering; Delta-sigma modulation; CMOS; Computer science; SIGNAL (programming language); Filter (signal processing); Time domain; Chip; Digital signal processing; Frequency domain; Software portability; Digital signal processor; Engineering; Computer hardware; Embedded system; Electrical engineering; Phase noise","retraction":null,"screen_n_in":null,"score":{"opus":0.03852424400412385,"gpt":0.2581676945710281,"spread":0.2196434505669042,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002102913,0.00008278183,0.0001180512,0.00006759675,0.0000580242,0.00001497844,0.00006154839,0.00003842734,0.000005717357],"category_scores_gemma":[0.0003406184,0.00006935114,0.00002451521,0.00007169804,0.0000119172,0.0001799634,0.000009005788,0.0001866792,6.697341e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009726213,"about_ca_system_score_gemma":0.00001371557,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":7.589569e-7,"about_ca_topic_score_gemma":9.206952e-7,"domain_scores_codex":[0.9993863,0.000005824478,0.0001934144,0.00004537331,0.00007816031,0.0002909233],"domain_scores_gemma":[0.9994889,0.0003027213,0.00008934478,0.00004505504,0.00004082577,0.00003314849],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00005452017,0.0001849601,0.04347702,0.0001192219,0.0003122618,0.000006114064,0.0002175102,0.1993128,0.1543835,0.01513251,0.004207994,0.5825916],"study_design_scores_gemma":[0.004265706,0.005664085,0.009972667,0.0005100198,0.0003763943,0.0005959338,0.00028574,0.3501371,0.5724901,0.03451836,0.01986793,0.001316025],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9786185,0.002394943,0.01849375,0.00007449488,0.0002038242,0.00007060362,0.000001170297,0.00007117894,0.0000715193],"genre_scores_gemma":[0.9839306,0.00008364538,0.01537435,0.0000259505,0.0005560836,0.000005467647,6.868913e-7,0.00001465727,0.000008530626],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5812756,"threshold_uncertainty_score":0.2828057,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W143503425","doi":"10.1023/a:1008325420970","title":"Catastrophic Short and Open Fault Detection in Bipolar CML Circuits: A Case Study","year":2000,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Synchronous optical networking; Current-mode logic; Computer science; Electronic circuit; Computer hardware; Electronic engineering; Embedded system; Logic gate; Parallel computing; Engineering; Algorithm; Electrical engineering; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.03231726207961784,"gpt":0.2811844422302922,"spread":0.2488671801506743,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001558331,0.0001474991,0.0002867597,0.0002364832,0.0002221671,0.0003374273,0.0006942424,0.00004034946,0.000006176123],"category_scores_gemma":[0.000354323,0.0001366177,0.00003400384,0.0008991259,0.00001896531,0.001046966,0.0001162405,0.0006615972,0.000001544066],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001874967,"about_ca_system_score_gemma":0.0003107992,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006820027,"about_ca_topic_score_gemma":0.0005975572,"domain_scores_codex":[0.9982878,0.0001590209,0.0005646398,0.0002742877,0.0002328006,0.0004814373],"domain_scores_gemma":[0.9991063,0.0002403581,0.0002072378,0.0002108897,0.0001232672,0.0001118891],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"case_report","study_design_scores_codex":[9.201387e-7,0.0001451109,0.02664016,0.000005624409,0.00002015001,0.003629366,0.0006413416,0.001496735,0.002104253,0.00001621026,0.000001291387,0.9652988],"study_design_scores_gemma":[0.005762795,0.01172731,0.07687815,0.0007611926,0.0001997641,0.4745974,0.00282711,0.4206767,0.001242962,0.002973305,0.0008903426,0.001463049],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9891079,0.001264084,0.009219727,0.00004274625,0.00004024887,0.0001945599,2.70578e-7,0.00002984945,0.0001006304],"genre_scores_gemma":[0.9994219,0.000009704851,0.0003905585,0.00005335413,0.00009977841,0.000004069992,9.371023e-8,0.00001132095,0.000009239277],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.9638358,"threshold_uncertainty_score":0.557111,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2036706191","doi":"10.1007/s10836-006-9502-x","title":"TBSA: Threshold-Based Simulation Accuracy Method for Fast Analog DC Fault Simulation","year":2006,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Benchmark (surveying); Speedup; Convergence (economics); Computer science; Algorithm; Fault (geology); Parametric statistics; Parallel computing; Mathematics; Statistics","retraction":null,"screen_n_in":null,"score":{"opus":0.03682807068470644,"gpt":0.3307642513125956,"spread":0.2939361806278892,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001589844,0.0001990191,0.0003150027,0.0002809712,0.000299281,0.0002231255,0.000551455,0.00008449418,0.000002772907],"category_scores_gemma":[0.002175377,0.0001812313,0.0001893127,0.0007795693,0.00001585368,0.0008586009,0.00003450942,0.0003846783,0.000001672933],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002547434,"about_ca_system_score_gemma":0.000529883,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003044934,"about_ca_topic_score_gemma":0.00001753772,"domain_scores_codex":[0.9978027,0.00009420408,0.0008081184,0.0002809409,0.0004072312,0.0006068419],"domain_scores_gemma":[0.9928257,0.004906474,0.001129119,0.0002314684,0.0008312323,0.00007602359],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002491291,0.00004886751,0.002445078,0.00001720454,0.00001332029,0.000007164535,0.00002860815,0.891502,0.004410652,0.001612474,0.00002020139,0.09989195],"study_design_scores_gemma":[0.0007635018,0.0003632566,0.002303531,0.00009794991,0.00003836415,0.00004595145,0.000006586503,0.9798416,0.0007426597,0.01533252,0.000271958,0.000192124],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05286281,0.0003004767,0.9459715,0.0002326273,0.0001133866,0.000166693,0.000001037784,0.0000976235,0.0002537906],"genre_scores_gemma":[0.9061174,3.17862e-7,0.09316204,0.0001284969,0.0005495904,0.000003017207,0.000003129082,0.00001871796,0.00001728445],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8532546,"threshold_uncertainty_score":0.7390397,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2303463411","doi":"10.1007/s10836-016-5577-1","title":"Exemplar-based Failure Triage for Regression Design Debugging","year":2016,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Machine Learning and Data Classification","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Metric (unit); Triage; Flexibility (engineering); Process (computing); Reliability engineering; Data mining; Engineering; Programming language; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.05114569072665122,"gpt":0.2914108569765113,"spread":0.2402651662498601,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001958028,0.0001043245,0.0001646927,0.0001492867,0.0001612856,0.00008782197,0.0005553393,0.00004581204,0.000003939205],"category_scores_gemma":[0.003448311,0.00006089995,0.00007269678,0.0002419917,0.00001008107,0.0004683429,0.00002894399,0.0002112809,0.000002825046],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001369276,"about_ca_system_score_gemma":0.0005355097,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001364432,"about_ca_topic_score_gemma":0.000001210608,"domain_scores_codex":[0.9987382,0.0001620002,0.0003595089,0.0001740501,0.0002191287,0.0003471355],"domain_scores_gemma":[0.9969754,0.001810458,0.00067299,0.0002482615,0.000222423,0.000070472],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001419283,0.00008267257,0.002144316,0.00003310907,0.00003394555,0.0000166733,0.00009239998,0.002652212,0.1967585,0.01014349,0.005402566,0.7824982],"study_design_scores_gemma":[0.007349538,0.003848874,0.002995775,0.001875858,0.00009141905,0.0006907676,0.00002578541,0.8615492,0.04038938,0.0308946,0.04962106,0.0006677459],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.004333054,0.000240689,0.9882252,0.006894918,0.00008792771,0.0000993737,4.463207e-7,0.00007338981,0.00004496916],"genre_scores_gemma":[0.7337514,0.000001584733,0.2659965,0.00006887845,0.0001170107,0.000004402762,4.492615e-7,0.000009191725,0.00005055842],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.858897,"threshold_uncertainty_score":0.4128199,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2078296499","doi":"10.1007/s10836-005-0335-9","title":"Incremental Design Debugging in a Logic Synthesis Environment","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Programming language; Computer science; Algorithmic program debugging; Computer architecture; Arithmetic; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.03815471650241003,"gpt":0.2327388080850663,"spread":0.1945840915826563,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001767058,0.0001331651,0.0002218528,0.0002268702,0.00009938858,0.00007806969,0.0006086886,0.00003681824,0.00001291654],"category_scores_gemma":[0.0008482524,0.0001197456,0.00006491804,0.0003320509,0.00001783572,0.000556131,0.00008390623,0.0004103866,0.00001191374],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000595878,"about_ca_system_score_gemma":0.0002773833,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001037523,"about_ca_topic_score_gemma":0.000004898798,"domain_scores_codex":[0.99827,0.0001414285,0.0005371149,0.0001833929,0.0003073029,0.0005607217],"domain_scores_gemma":[0.9983976,0.0009280042,0.0004121703,0.0001482852,0.00003591105,0.00007806029],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00000168294,0.0001679885,0.009531537,0.000009003797,0.00003210461,0.000150549,0.0002909576,0.1004702,0.02453932,0.001612166,0.00004339778,0.8631511],"study_design_scores_gemma":[0.0009601582,0.0008054235,0.01006131,0.000529511,0.00004859266,0.00296236,0.00008230953,0.9621966,0.01211355,0.009289083,0.000398656,0.0005524624],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1531018,0.001771916,0.8431181,0.00109027,0.00004687392,0.0001001106,1.097326e-7,0.00006686211,0.0007039623],"genre_scores_gemma":[0.9216311,0.0000101243,0.07802958,0.0001635834,0.0001487623,0.000002861248,3.068274e-8,0.000008627694,0.000005344967],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8625987,"threshold_uncertainty_score":0.4883083,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2754168658","doi":"10.1007/s10836-017-5682-9","title":"Formal Methods Based Synthesis of Single Event Transient Tolerant Combinational Circuits","year":2017,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University; Polytechnique Montréal","funders":"","keywords":"Soft error; Combinational logic; Computer science; Overhead (engineering); Satisfiability; Digital electronics; Boolean satisfiability problem; Algorithm; Propagation of uncertainty; Satisfiability modulo theories; Set (abstract data type); Transient (computer programming); Event (particle physics); Computer engineering; Electronic circuit; Logic gate; Electronic engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02178487622943101,"gpt":0.2873000894017003,"spread":0.2655152131722693,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001902083,0.0001597215,0.0003622014,0.0001826577,0.0001793521,0.00005053203,0.0004178636,0.00007384886,0.00001793836],"category_scores_gemma":[0.001937944,0.0001571,0.0001682202,0.0001265258,0.00004297224,0.0004088152,0.00001193656,0.0004185072,7.691357e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005435474,"about_ca_system_score_gemma":0.0003580308,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003876657,"about_ca_topic_score_gemma":0.000004538172,"domain_scores_codex":[0.9982539,0.000106505,0.0006609214,0.00009550033,0.0003671627,0.0005159461],"domain_scores_gemma":[0.9975371,0.001217616,0.000659856,0.0002447352,0.000263322,0.00007731118],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000005621068,0.00009322782,0.0001440087,0.00007764647,0.00009830743,0.000004551398,0.00005231174,0.7705696,0.0478894,0.0004338941,0.00002883471,0.1806027],"study_design_scores_gemma":[0.0007245985,0.0005380773,0.007913915,0.0002187911,0.00009942202,0.0001215143,0.000008655587,0.9147529,0.07445238,0.0005880708,0.0004031242,0.0001785701],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6682513,0.00134342,0.3270136,0.0002070896,0.0004996787,0.0001782175,0.000004012711,0.00006171658,0.002441],"genre_scores_gemma":[0.990972,0.000003564469,0.008860862,0.00001356864,0.0001046635,0.00000554994,5.694667e-7,0.00003420635,0.000004993679],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.3227207,"threshold_uncertainty_score":0.6406353,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2056507375","doi":"10.1023/b:jett.0000023680.46155.65","title":"Testability Trade-Offs for BIST Data Paths","year":2004,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Dissipation; Overhead (engineering); Design for testing; Embedded system; Built-in self-test; Reliability (semiconductor); Reliability engineering; Power (physics); Computer science; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.06976933420710488,"gpt":0.2916669194292798,"spread":0.2218975852221749,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002049083,0.0001528507,0.0002742148,0.0001035339,0.0002271736,0.0001576833,0.001921398,0.00004948622,0.00000113755],"category_scores_gemma":[0.003685385,0.0001325667,0.0000958598,0.0005506137,0.00003723446,0.0009564395,0.0001656033,0.0004481422,0.000001429748],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002549108,"about_ca_system_score_gemma":0.001423271,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002111241,"about_ca_topic_score_gemma":0.00001703908,"domain_scores_codex":[0.9980591,0.00004269801,0.0006237832,0.0003327048,0.0003076234,0.0006340775],"domain_scores_gemma":[0.99757,0.000892481,0.0005811882,0.0006329438,0.0001947714,0.0001286037],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002894181,0.0003366823,0.009835035,0.00008633326,0.00006436109,0.00007835729,0.0003710203,0.003282041,0.0102357,0.01538121,0.000210585,0.9601158],"study_design_scores_gemma":[0.008272178,0.00707016,0.04037063,0.001367593,0.0002899232,0.01022953,0.0002629719,0.5437551,0.005197548,0.3701166,0.01109851,0.001969219],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08363665,0.001748549,0.9116155,0.002093567,0.0002513794,0.0001767279,0.000006535593,0.000123684,0.0003474269],"genre_scores_gemma":[0.9487687,0.000004261901,0.05066361,0.0001671684,0.0003748465,0.000001709153,0.000002062873,0.00001341843,0.000004198957],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9581466,"threshold_uncertainty_score":0.5405912,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2089243034","doi":"10.1007/s10836-010-5186-3","title":"Experimental Results for Slow-speed Timing Characterization of High-speed Pipelined Datapaths","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Pipeline (software); Static timing analysis; CMOS; Computer science; Clock rate; Electronic engineering; Clock signal; Computer hardware; Embedded system; Electronic circuit; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.03216843612402115,"gpt":0.2735571862808576,"spread":0.2413887501568365,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001273206,0.000155511,0.0003174298,0.0001841703,0.0001533655,0.0001002829,0.0007514721,0.00006926661,0.000002339675],"category_scores_gemma":[0.002388513,0.0001430237,0.00008807361,0.0004757374,0.00003007709,0.000779479,0.00008532083,0.0004313935,0.000001167349],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007058957,"about_ca_system_score_gemma":0.0004308139,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001622506,"about_ca_topic_score_gemma":0.00000234369,"domain_scores_codex":[0.9980615,0.00004063001,0.0008909748,0.0002421074,0.0003099964,0.0004547928],"domain_scores_gemma":[0.9971563,0.0005163907,0.001334781,0.0002883695,0.0006098301,0.00009429832],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000008912028,0.00007963426,0.0001699608,0.00001249941,0.00001585683,0.000006270734,0.0002599203,0.0001626429,0.9700084,0.001415792,0.00003045809,0.02782964],"study_design_scores_gemma":[0.003247574,0.001453049,0.003583457,0.000286166,0.00004537936,0.0006071773,0.00006225838,0.4017482,0.5869446,0.001278042,0.0003559784,0.000388052],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8476084,0.00004929578,0.1514059,0.0002076523,0.0004226801,0.0001255169,0.000007560868,0.00004798546,0.00012509],"genre_scores_gemma":[0.9819362,9.499254e-7,0.01738676,0.00005506391,0.0005597512,9.201322e-7,0.00001359914,0.00001615323,0.00003056724],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4015855,"threshold_uncertainty_score":0.5832337,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2114359066","doi":"10.1023/a:1023717617973","title":"Thermal Testing of Analogue Integrated Circuits: A Case Study","year":2003,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Bridging (networking); Electronic circuit; Operational amplifier; Fault (geology); Waveform; Electronic engineering; Computer science; Thermal; Fault coverage; Amplifier; Reliability engineering; Engineering; Electrical engineering; Physics; Voltage; CMOS","retraction":null,"screen_n_in":null,"score":{"opus":0.04316933875653094,"gpt":0.2652727495096656,"spread":0.2221034107531346,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002719696,0.0002311221,0.0004753271,0.0003406244,0.000221033,0.0001121378,0.0007178903,0.00005762389,0.000005093782],"category_scores_gemma":[0.007049659,0.000193842,0.000115874,0.002179538,0.00004204911,0.0005610461,0.00006242176,0.0008088393,0.000001448059],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001764944,"about_ca_system_score_gemma":0.001311508,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002275658,"about_ca_topic_score_gemma":0.00004007887,"domain_scores_codex":[0.9971742,0.0003760338,0.001069741,0.0002782876,0.000426734,0.0006750033],"domain_scores_gemma":[0.9957279,0.001515177,0.00127475,0.0003388976,0.001002803,0.0001404675],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001715639,0.001367045,0.3770485,0.00007048877,0.0003660367,0.01550673,0.004012241,0.02110545,0.06156665,0.00329732,0.00002356093,0.5156343],"study_design_scores_gemma":[0.01055566,0.0255904,0.02988433,0.002565194,0.0008487631,0.4080634,0.0207755,0.4719068,0.01697479,0.009466091,0.0003240646,0.00304492],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.938265,0.0004483289,0.05962664,0.00001737551,0.0001187769,0.000131209,4.506878e-7,0.00006748625,0.001324737],"genre_scores_gemma":[0.9938222,5.169276e-7,0.006018912,0.0000379173,0.00009043123,0.000001932487,1.30119e-7,0.00001915701,0.000008818251],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5125893,"threshold_uncertainty_score":0.8439609,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2205197796","doi":"10.1007/s10836-015-5559-8","title":"Layout-based Single Event Mitigation Techniques for Dynamic Logic Circuits","year":2015,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Event (particle physics); Computer science; CMOS; Reliability (semiconductor); Logic gate; Electronic engineering; Logic family; Set (abstract data type); Electronic circuit; Logic synthesis; Power (physics); Charge sharing; Reduction (mathematics); Electrical engineering; Engineering; Voltage; Mathematics; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.02172402187035242,"gpt":0.2652218662426397,"spread":0.2434978443722872,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001008908,0.0001582584,0.0002302338,0.0001958781,0.00004841441,0.0000402322,0.0001881001,0.00009339609,0.000002037145],"category_scores_gemma":[0.00119959,0.0001579057,0.00009704068,0.0003022264,0.00001741197,0.0002036572,0.000005663434,0.0003753694,0.000001809723],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001761423,"about_ca_system_score_gemma":0.000474265,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001361055,"about_ca_topic_score_gemma":0.000008472642,"domain_scores_codex":[0.9986265,0.00004766289,0.0004750407,0.000103565,0.0002551891,0.0004920934],"domain_scores_gemma":[0.9986927,0.0004151059,0.0003041433,0.0001214885,0.0003647605,0.0001017944],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008951639,0.00004544459,0.00007296856,0.00005216038,0.00003888151,0.00000349628,0.00006364182,0.9408294,0.02225481,0.0002671623,0.0002644267,0.03609866],"study_design_scores_gemma":[0.0006279095,0.001554262,0.00008710161,0.000113684,0.0000519187,0.000127809,0.00001705038,0.9736068,0.01518922,0.006663021,0.001762535,0.0001986531],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4383081,0.003080155,0.5563137,0.0002632581,0.0004170301,0.0004708335,0.000003513828,0.0004296925,0.0007136824],"genre_scores_gemma":[0.9865238,0.00000186045,0.01311621,0.00006673958,0.0002055785,0.00001751005,0.000004988713,0.00005119393,0.00001211512],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5482156,"threshold_uncertainty_score":0.6439208,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2024266646","doi":"10.1007/s10836-005-4819-4","title":"A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Test (biology); Interconnection; Computer science; Focus (optics); Reliability engineering; Simulation; Engineering; Embedded system; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.03608723652672524,"gpt":0.272369330211523,"spread":0.2362820936847977,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006832414,0.0001264928,0.0002222349,0.0002253975,0.0001201265,0.0001148842,0.0004803937,0.00003888553,0.000001004726],"category_scores_gemma":[0.001454649,0.0001143172,0.00003439122,0.0005176968,0.0000137764,0.0006485397,0.00007996045,0.0004126754,0.000001969514],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001761002,"about_ca_system_score_gemma":0.0002753233,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002101165,"about_ca_topic_score_gemma":0.00009618761,"domain_scores_codex":[0.9986961,0.00003216851,0.000499131,0.0001991893,0.0001698442,0.0004034982],"domain_scores_gemma":[0.9978873,0.001312473,0.0004050317,0.0001297117,0.0001769722,0.00008852812],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001661645,0.0003227889,0.0276097,0.0001168709,0.00004570793,0.00005666619,0.001491467,0.346906,0.03047887,0.05420297,0.00003705799,0.5387302],"study_design_scores_gemma":[0.0002792982,0.0001271258,0.002022487,0.000196193,0.00001457133,0.0003828264,0.00002815499,0.9922602,0.0002189718,0.004297171,0.00003892105,0.0001341173],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7966126,0.002606982,0.1989312,0.0009386702,0.00002356171,0.000131381,9.800663e-7,0.00007529817,0.0006793028],"genre_scores_gemma":[0.9894078,0.00001227789,0.01027454,0.0001283834,0.0001437299,0.0000023665,3.560027e-7,0.000009873109,0.00002067293],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.6453542,"threshold_uncertainty_score":0.4661721,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2002234294","doi":"10.1023/a:1027418704942","title":"On Faster IDDQ Measurements","year":2003,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Integrated Circuits and Semiconductor Failure Analysis","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Key (lock); Computer science; Algorithm; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.03105263204613115,"gpt":0.2195311974950225,"spread":0.1884785654488913,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004388076,0.0001181526,0.0001881116,0.0001520524,0.000039947,0.00003315974,0.0001105501,0.0000457874,0.00009758883],"category_scores_gemma":[0.0003945013,0.00009367864,0.00009290005,0.0002786439,0.000006670505,0.0001108019,0.000001622427,0.0004667094,0.00001522447],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002280564,"about_ca_system_score_gemma":0.00008814508,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001935893,"about_ca_topic_score_gemma":0.00000477162,"domain_scores_codex":[0.9990011,0.00003535332,0.0003266094,0.00006573385,0.0002404945,0.0003306893],"domain_scores_gemma":[0.9994701,0.00008481109,0.0001097452,0.00009106461,0.0001879517,0.00005631878],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00002339688,0.0001778103,0.006310069,0.0000765984,0.001795489,0.00008642348,0.0005479589,0.3895113,0.5576953,0.01357192,0.006613149,0.02359053],"study_design_scores_gemma":[0.009693112,0.007352747,0.002247696,0.003075895,0.0025098,0.005003031,0.001659644,0.1095109,0.7034565,0.06412403,0.08695795,0.004408683],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9563751,0.001123584,0.002511358,0.00002223525,0.00028437,0.00003943632,3.477533e-7,0.00004831994,0.03959523],"genre_scores_gemma":[0.999448,0.000003991815,0.0003030145,0.00006184023,0.0000788166,5.55154e-7,2.149829e-7,0.00002161797,0.00008194947],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2800004,"threshold_uncertainty_score":0.3820104,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}