{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":2,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":2,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"891f9c2deb02","filters":{"venue":"Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)"}},"results":[{"id":"W4205442203","doi":"10.1109/dac.1998.724561","title":"Technology mapping for large complex PLDs","year":2002,"lang":"en","type":"article","venue":"Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Logic synthesis; Logic gate; Minification; Electronic circuit; Logic optimization; Algorithm; High-level synthesis; Computer engineering; Theoretical computer science; Embedded system; Field-programmable gate array; Engineering; Programming language","authors":[{"name":"Joe Anderson","is_ca":true},{"name":"Susan D. Brown","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05126592684974812,"gpt":0.238945637501625,"spread":0.1876797106518769,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000388901,0.0006636957,0.0003466448,0.0005742022,0.000482332,0.0007819952,0.000685969,0.000368201,0.006471588],"category_scores_gemma":[0.001506207,0.000238772,0.0003978615,0.0003498544,0.0004276859,0.001515557,0.0008653826,0.0007242879,0.001113863],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005385068,"about_ca_system_score_gemma":0.000450087,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000408808,"about_ca_topic_score_gemma":0.0008880736,"domain_scores_codex":[0.9997074,0.00005335444,0.00002320777,0.0000674655,0.0001177233,0.00003077693],"domain_scores_gemma":[0.9992681,0.0003834139,0.0000753328,0.0001544635,0.0001005874,0.00001821577],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001797214,0.00007997908,0.00139977,0.0004319171,0.0000402396,0.0004708236,0.0002328802,0.1742705,0.1452022,0.0927688,0.003704604,0.5812186],"study_design_scores_gemma":[0.00006814583,0.0002303932,0.0006719068,0.0000407224,0.00003786551,0.0007186505,0.00009664723,0.7325366,0.1320886,0.08468094,0.04879808,0.00003146039],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.02242239,0.0001210598,0.9723657,0.00007790052,0.00002339774,0.00004884831,0.00004874156,0.0009488357,0.003943156],"genre_scores_gemma":[0.1826827,0.0001500468,0.8126087,0.00009120732,0.00001761974,0.0001049974,0.0001964311,0.0002676584,0.003880752],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.006471588,"threshold_uncertainty_score":0.0216496,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4254625991","doi":"10.1109/dac.1998.724551","title":"Functional verification of large ASICs","year":2002,"lang":"en","type":"article","venue":"Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Computer science; Application-specific integrated circuit; Embedded system","authors":[{"name":"A. Evans","is_ca":true},{"name":"A. Silburt","is_ca":true},{"name":"G. Vrckovnik","is_ca":true},{"name":"T. Brown","is_ca":true},{"name":"M. Dufresne","is_ca":true},{"name":"G. Hall","is_ca":true},{"name":"Tung Manh Ho","is_ca":true},{"name":"Ying Liu","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04506531188486545,"gpt":0.2195885212476524,"spread":0.174523209362787,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003472817,0.0006801776,0.0004760639,0.0005235144,0.0007191515,0.0009330222,0.001281542,0.0006285309,0.003474778],"category_scores_gemma":[0.008110058,0.0004019001,0.0005542783,0.0002636927,0.001684939,0.001815621,0.000832499,0.0007223255,0.0004579493],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001234921,"about_ca_system_score_gemma":0.001380597,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001724451,"about_ca_topic_score_gemma":0.001512238,"domain_scores_codex":[0.9975566,0.0009998807,0.0001009679,0.0002579371,0.0009033688,0.000181242],"domain_scores_gemma":[0.9933721,0.004002261,0.0003439029,0.00130907,0.0008970461,0.00007572064],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0004186397,0.0001729629,0.004502546,0.001004983,0.0001218538,0.0008659988,0.0008374702,0.5042295,0.1027552,0.2245742,0.003876133,0.1566405],"study_design_scores_gemma":[0.0001524716,0.0008160706,0.001587672,0.0002108314,0.000106495,0.0004977766,0.0002095905,0.7310416,0.1414745,0.08032734,0.043518,0.00005769231],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.1660532,0.0006320728,0.8164679,0.0004087633,0.0001183468,0.0002671349,0.0002081856,0.00343051,0.01241381],"genre_scores_gemma":[0.8162956,0.0003536768,0.1782369,0.0001590784,0.00003709208,0.0002753506,0.00022431,0.0003531143,0.004064916],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.003474778,"threshold_uncertainty_score":0.01836622,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}