{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":3,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":3,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"fad40be211a2","filters":{"venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition"}},"results":[{"id":"W4230233658","doi":"10.1109/date.2004.1268858","title":"Managing don't cares in Boolean satisfiability","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Satisfiability; Boolean satisfiability problem; Computer science; And-inverter graph; Boolean circuit; Very-large-scale integration; Boolean function; Circuit minimization for Boolean functions; Maximum satisfiability problem; Theoretical computer science; Representation (politics); Process (computing); Boolean expression; Computability; Algorithm; Programming language; Embedded system","authors":[{"name":"S. Safarpour","is_ca":true},{"name":"A. Veneris","is_ca":true},{"name":"Rolf Drechsler","is_ca":false},{"name":"J. Lee","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03486099874340715,"gpt":0.2634861605072138,"spread":0.2286251617638067,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005398682,0.001052623,0.00162772,0.001588055,0.002645822,0.003587716,0.002605261,0.002173831,0.006097516],"category_scores_gemma":[0.03153857,0.001314487,0.001625581,0.001350092,0.003465982,0.008266523,0.003274149,0.003214073,0.0006825448],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.002052927,"about_ca_system_score_gemma":0.002992391,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003673336,"about_ca_topic_score_gemma":0.007072774,"domain_scores_codex":[0.9938212,0.002339633,0.0003915564,0.0008440287,0.001760855,0.0008427125],"domain_scores_gemma":[0.9752529,0.01961304,0.001299717,0.002088703,0.001373128,0.0003724885],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.002294931,0.0007203844,0.009467917,0.0009218215,0.0002569008,0.002643074,0.001904146,0.2426481,0.01625424,0.3320342,0.01390161,0.3769526],"study_design_scores_gemma":[0.0002699787,0.0003118988,0.0007560355,0.000196187,0.0002113605,0.0008356216,0.000735088,0.5548601,0.02729036,0.4018763,0.01253408,0.0001230311],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.2590926,0.001434971,0.7088359,0.003710308,0.000335064,0.0005888707,0.0004079051,0.002847183,0.02274727],"genre_scores_gemma":[0.7565995,0.0006057452,0.234033,0.0009930333,0.00008752925,0.0003180979,0.0004976465,0.0006513347,0.006214193],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.006097516,"threshold_uncertainty_score":0.02855128,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4241307726","doi":"10.1109/date.2004.1269203","title":"Application of a multi-processor SoC platform to high-speed packet forwarding","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Network processor; Overhead (engineering); Network packet; Embedded system; IPv4; Computer network; Packet forwarding; Packet processing; System on a chip; Task (project management); The Internet; Computer architecture; Operating system; IPv6; Engineering","authors":[{"name":"P.G. Paulin","is_ca":true},{"name":"C. Pilkington","is_ca":true},{"name":"E. Bensoudane","is_ca":true},{"name":"Maxime Langevin","is_ca":true},{"name":"D. Lyonnard","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03580486639417899,"gpt":0.2516730263982797,"spread":0.2158681600041007,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001983091,0.0002876033,0.0001481919,0.0001504047,0.0001289846,0.0002387665,0.0002884744,0.0002003893,0.002161437],"category_scores_gemma":[0.0004654198,0.00008066484,0.0001209702,0.0001381355,0.0001482323,0.0003065638,0.0002586182,0.0002777957,0.0001810265],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001128517,"about_ca_system_score_gemma":0.0002674056,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000430847,"about_ca_topic_score_gemma":0.0005226735,"domain_scores_codex":[0.9998622,0.0000247185,0.000005370529,0.00001943839,0.00005714678,0.00003118377],"domain_scores_gemma":[0.9997905,0.00006705301,0.00002382145,0.00005042199,0.00004325404,0.00002496053],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007508029,0.0001714124,0.002420803,0.0003938026,0.00004817896,0.0008073273,0.0001254293,0.06339799,0.8441702,0.005629685,0.0008130554,0.08127125],"study_design_scores_gemma":[0.0001765005,0.003360763,0.006571538,0.00002950402,0.00007631435,0.0008508943,0.0001004674,0.2835931,0.6928056,0.002218144,0.01019091,0.00002624187],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9209733,0.0001394059,0.07358845,0.00008922854,0.00004820772,0.00008450953,0.0001126062,0.0007668813,0.004197479],"genre_scores_gemma":[0.974219,0.00005813211,0.02479133,0.00002135068,0.000005330406,0.00004500806,0.0000820682,0.0000200451,0.0007576197],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.002161437,"threshold_uncertainty_score":0.007230759,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4231603221","doi":"10.1109/date.2004.1268882","title":"Wrapper design for testing IP cores with multiple clock domains","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Testability; Overhead (engineering); Design for testing; Clock rate; Embedded system; System on a chip; Chip; Dissipation; Computer hardware; Engineering; Reliability engineering","authors":[{"name":"Qiang Xu","is_ca":true},{"name":"N. Nicolici","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05719091648853494,"gpt":0.2395133995194343,"spread":0.1823224830308993,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003977929,0.0005856954,0.0003896997,0.0004943885,0.0001749774,0.0004411125,0.001116856,0.0004177092,0.001045612],"category_scores_gemma":[0.000995102,0.0002235809,0.0002261207,0.000236677,0.0002563645,0.0007650181,0.0003681438,0.0004544136,0.0004218445],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003616283,"about_ca_system_score_gemma":0.0002855403,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000234373,"about_ca_topic_score_gemma":0.0003507356,"domain_scores_codex":[0.999424,0.0001310112,0.00004346749,0.0001213587,0.0002194615,0.00006076936],"domain_scores_gemma":[0.9990466,0.000265834,0.0002420213,0.000203045,0.0001943539,0.00004816701],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0007433051,0.0002142885,0.00248072,0.0005182143,0.0001180511,0.0007094351,0.0001536617,0.03541765,0.610397,0.009500102,0.001925841,0.3378218],"study_design_scores_gemma":[0.0001437478,0.002041658,0.001659436,0.00004332373,0.0001699985,0.001794338,0.00003233275,0.3566593,0.6201615,0.003547579,0.01370953,0.00003733087],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1011461,0.0004551177,0.8935661,0.00006928807,0.00006161341,0.0001054114,0.0000462719,0.002611652,0.001938508],"genre_scores_gemma":[0.7440066,0.0001647497,0.2533305,0.0001569869,0.00004902696,0.0001235262,0.0001119539,0.0001385403,0.001918073],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001116856,"threshold_uncertainty_score":0.003497958,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}