{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":3,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":3,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"dd500ac9af6a","filters":{"venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003."}},"results":[{"id":"W4241352814","doi":"10.1109/aspdac.2003.1195023","title":"Adaptive wire adjustment for bounded skew clock distribution network","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada; Concordia University","funders":"","keywords":"Skew; Very-large-scale integration; Timing failure; Clock skew; Computer science; Enhanced Data Rates for GSM Evolution; Node (physics); Clock network; Bounded function; Digital clock manager; Algorithm; Parallel computing; Mathematics; Clock signal; Engineering; Embedded system; Jitter","authors":[{"name":"H. Saaied","is_ca":true},{"name":"D. Al-Khalili","is_ca":true},{"name":"A.J. Al-Khalili","is_ca":true},{"name":"M. Nekili","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01708162577768833,"gpt":0.1971150050847373,"spread":0.180033379307049,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006293146,0.000348313,0.0003875069,0.0000817781,0.0003144256,0.0001397822,0.0002430342,0.000204265,0.00002716994],"category_scores_gemma":[0.0001616727,0.000283786,0.00008186525,0.0007459673,0.0001345436,0.0004098511,0.00002536937,0.0001899556,0.00001426962],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001247827,"about_ca_system_score_gemma":0.0001329053,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00000105826,"about_ca_topic_score_gemma":2.790908e-7,"domain_scores_codex":[0.9983003,0.00003394836,0.0005125975,0.0003258426,0.0003315648,0.0004957548],"domain_scores_gemma":[0.9987153,0.00004547299,0.0002730616,0.000166829,0.0006822711,0.0001170719],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000362649,0.000209886,0.004639827,0.001221884,0.0007180576,8.908723e-7,0.01176631,0.008556173,0.006001859,0.8443243,0.1096196,0.01257857],"study_design_scores_gemma":[0.003453558,0.0006766181,0.01107517,0.0008152281,0.0004819267,0.0000337231,0.007277439,0.9017863,0.03566338,0.02037322,0.01681392,0.00154949],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08079208,0.001141809,0.8821725,0.0001215211,0.002166602,0.005319848,0.0001902826,0.001085763,0.02700957],"genre_scores_gemma":[0.9816161,0.00007319139,0.01738107,0.00001351193,0.00009258788,0.0002536849,0.00002307556,0.00004261456,0.0005041843],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.900824,"threshold_uncertainty_score":0.9999614,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4247959368","doi":"10.1109/aspdac.2003.1194999","title":"Logic verification based on diagnosis techniques","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Observability; Controllability; Computer science; Combinational logic; Sequential logic; Logic synthesis; Logic optimization; Logic gate; Automatic test pattern generation; Register-transfer level; Digital electronics; Algorithm; Computer engineering; Theoretical computer science; Electronic circuit; Mathematics; Engineering","authors":[{"name":"A. Veneris","is_ca":true},{"name":"A. Smith","is_ca":true},{"name":"M.S. Abadir","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03921058547885966,"gpt":0.2572659140761174,"spread":0.2180553285972578,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001591346,0.0002383809,0.0002485947,0.0002429699,0.0002713032,0.0002638572,0.0007062149,0.0001685296,0.00002196289],"category_scores_gemma":[0.001268365,0.0001832594,0.00005625393,0.001245774,0.0001615074,0.0005918445,0.00004751641,0.000186731,0.00001626471],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005475065,"about_ca_system_score_gemma":0.0001541252,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001322017,"about_ca_topic_score_gemma":3.598715e-8,"domain_scores_codex":[0.9981973,0.0001544516,0.0004547392,0.0004713653,0.0004664783,0.0002556407],"domain_scores_gemma":[0.9980241,0.00007349351,0.0005744051,0.0003939518,0.0008528466,0.00008122433],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002048322,0.000120285,0.003023145,0.00008529823,0.00001352177,1.767477e-7,0.001832928,0.00003949226,0.003749022,0.9727907,0.001172962,0.01715202],"study_design_scores_gemma":[0.0006022984,0.0005077335,0.01484401,0.0003425067,0.00005429401,0.00001264006,0.001478173,0.5074596,0.4433959,0.02704148,0.003575603,0.0006858291],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003751976,0.00002831293,0.9532592,0.0003801813,0.0002612406,0.001058877,0.00000505233,0.0004062393,0.04084895],"genre_scores_gemma":[0.6049459,0.0000144243,0.3946372,0.00007104955,0.00001023567,0.000183757,0.00000114897,0.000009334025,0.0001269664],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9457492,"threshold_uncertainty_score":0.7473103,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4254348042","doi":"10.1109/aspdac.2003.1195042","title":"On improving FPGA routability applying multi-level switch boxes","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria; University of Lethbridge","funders":"","keywords":"Field-programmable gate array; Routing (electronic design automation); Computer science; Kernel (algebra); Embedded system; Extension (predicate logic); Placement; Parallel computing; Computer hardware; Physical design; Mathematics; Circuit design","authors":[{"name":"Jiping Liu","is_ca":true},{"name":"Hongbing Fan","is_ca":true},{"name":"Yu‐Liang Wu","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03508341948293945,"gpt":0.2214111113475919,"spread":0.1863276918646525,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008900506,0.0003602799,0.0003931412,0.0001845692,0.0002472572,0.0001882138,0.0002943382,0.0002301675,0.00003781411],"category_scores_gemma":[0.0005571555,0.0002866677,0.00007836799,0.0005937643,0.0001230169,0.000347487,0.0000362368,0.0003190353,0.00001243506],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000684715,"about_ca_system_score_gemma":0.00008101975,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004190313,"about_ca_topic_score_gemma":3.883685e-7,"domain_scores_codex":[0.9983051,0.00004452369,0.0005325043,0.0003846279,0.0003457733,0.0003874735],"domain_scores_gemma":[0.9988968,0.00005804771,0.0002434506,0.0002201858,0.0004707537,0.0001108061],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002109701,0.000751811,0.02665437,0.003826692,0.000571192,0.00000435108,0.04027015,0.001484377,0.4880808,0.2135206,0.008479713,0.216145],"study_design_scores_gemma":[0.002123843,0.0003478797,0.01853486,0.0007446321,0.0002077383,0.00004042708,0.01233103,0.4453546,0.50445,0.01340496,0.0007011018,0.001758919],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1888015,0.0002102605,0.768315,0.00004591031,0.0005020704,0.003183714,0.00005291623,0.001774163,0.03711444],"genre_scores_gemma":[0.9663461,0.00001798684,0.03302439,0.00001480382,0.00001984334,0.0001979125,0.000002295103,0.00004432191,0.0003323899],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7775445,"threshold_uncertainty_score":0.9999586,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}