{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":3,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":3,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"dd500ac9af6a","filters":{"venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003."}},"results":[{"id":"W4241352814","doi":"10.1109/aspdac.2003.1195023","title":"Adaptive wire adjustment for bounded skew clock distribution network","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada; Concordia University","funders":"","keywords":"Skew; Very-large-scale integration; Timing failure; Clock skew; Computer science; Enhanced Data Rates for GSM Evolution; Node (physics); Clock network; Bounded function; Digital clock manager; Algorithm; Parallel computing; Mathematics; Clock signal; Engineering; Embedded system; Jitter","authors":[{"name":"H. Saaied","is_ca":true},{"name":"D. Al-Khalili","is_ca":true},{"name":"A.J. Al-Khalili","is_ca":true},{"name":"M. Nekili","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01708162577768833,"gpt":0.1971150050847373,"spread":0.180033379307049,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005106713,0.0004081505,0.0003407191,0.000519757,0.0004917671,0.0004342257,0.001119772,0.000354173,0.001567562],"category_scores_gemma":[0.001894612,0.0002202325,0.0001805978,0.0005770254,0.000454447,0.00103541,0.0006442567,0.0004683274,0.0002865398],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007973881,"about_ca_system_score_gemma":0.0005406234,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001888808,"about_ca_topic_score_gemma":0.002939238,"domain_scores_codex":[0.9996046,0.0000869159,0.0000221172,0.000127488,0.000112119,0.0000466449],"domain_scores_gemma":[0.9993423,0.0002187227,0.000143451,0.0001129186,0.0001464888,0.00003615038],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003164564,0.00004832092,0.002086733,0.0000752937,0.00002623122,0.000157515,0.0002029219,0.6067054,0.03648388,0.0205503,0.001727724,0.3316192],"study_design_scores_gemma":[0.00003165047,0.00007610487,0.0002541638,0.000004954494,0.00001489468,0.0001026276,0.00002279702,0.9786965,0.01207096,0.005296881,0.003415313,0.0000131326],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03855119,0.00009431641,0.9595193,0.00006564277,0.00002797915,0.00003108627,0.00001592049,0.0004419786,0.001252636],"genre_scores_gemma":[0.6407777,0.0001438637,0.3544352,0.00009760753,0.00003815384,0.00007250747,0.00007664892,0.0001267894,0.004231535],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001888808,"threshold_uncertainty_score":0.005785525,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4247959368","doi":"10.1109/aspdac.2003.1194999","title":"Logic verification based on diagnosis techniques","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Observability; Controllability; Computer science; Combinational logic; Sequential logic; Logic synthesis; Logic optimization; Logic gate; Automatic test pattern generation; Register-transfer level; Digital electronics; Algorithm; Computer engineering; Theoretical computer science; Electronic circuit; Mathematics; Engineering","authors":[{"name":"A. Veneris","is_ca":true},{"name":"A. Smith","is_ca":true},{"name":"M.S. Abadir","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03921058547885966,"gpt":0.2572659140761174,"spread":0.2180553285972578,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002020356,0.0009203206,0.0005656748,0.001908972,0.0006379447,0.001389687,0.001640692,0.00110518,0.004326824],"category_scores_gemma":[0.007675007,0.0006108787,0.001523382,0.0008566472,0.002358914,0.002882002,0.001592503,0.001944818,0.0009797441],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001079801,"about_ca_system_score_gemma":0.001688335,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001117721,"about_ca_topic_score_gemma":0.00117083,"domain_scores_codex":[0.996187,0.001104321,0.000266629,0.0005246353,0.001663185,0.0002542649],"domain_scores_gemma":[0.994275,0.003927868,0.0003711454,0.0008226419,0.0005318634,0.00007146142],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002155001,0.0002158633,0.001147062,0.0006889409,0.0001414504,0.0006570701,0.0004209593,0.08658398,0.03756657,0.5055543,0.004093859,0.3627144],"study_design_scores_gemma":[0.0002459446,0.0002859207,0.0003285737,0.0002260343,0.0001294511,0.001145955,0.00006785968,0.5632412,0.06186886,0.3399931,0.03238742,0.00007976493],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001748975,0.00007899163,0.9960029,0.00008953212,0.00002349328,0.00005303176,0.00002815902,0.0008769907,0.001098039],"genre_scores_gemma":[0.1417455,0.0003250239,0.8554675,0.0002095616,0.00004932722,0.0002631047,0.0001424187,0.0001395341,0.001658067],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004326824,"threshold_uncertainty_score":0.01447463,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4254348042","doi":"10.1109/aspdac.2003.1195042","title":"On improving FPGA routability applying multi-level switch boxes","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria; University of Lethbridge","funders":"","keywords":"Field-programmable gate array; Routing (electronic design automation); Computer science; Kernel (algebra); Embedded system; Extension (predicate logic); Placement; Parallel computing; Computer hardware; Physical design; Mathematics; Circuit design","authors":[{"name":"Jiping Liu","is_ca":true},{"name":"Hongbing Fan","is_ca":true},{"name":"Yu‐Liang Wu","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03508341948293945,"gpt":0.2214111113475919,"spread":0.1863276918646525,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004294272,0.0005174751,0.0003256009,0.0004149924,0.0002269717,0.0004318616,0.0006131092,0.0003112992,0.002533872],"category_scores_gemma":[0.0007822564,0.000154685,0.0003279583,0.0003231967,0.0002668483,0.001083531,0.0005635236,0.0004050224,0.0005557124],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002373656,"about_ca_system_score_gemma":0.0002441937,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002533756,"about_ca_topic_score_gemma":0.0005394879,"domain_scores_codex":[0.999715,0.00008138397,0.0000196404,0.00005513747,0.0000842576,0.00004451137],"domain_scores_gemma":[0.9995327,0.0002097222,0.00005776355,0.0001297971,0.00005384176,0.00001616778],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000548407,0.0001084738,0.001572595,0.0004600897,0.00008144334,0.0003873978,0.0001634245,0.2146381,0.3193566,0.03774176,0.001210621,0.4237311],"study_design_scores_gemma":[0.0002068133,0.002031148,0.002689819,0.00009668044,0.0001702762,0.001076235,0.00009519934,0.5723584,0.3526126,0.01980436,0.04879596,0.00006255477],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.1500993,0.001095395,0.8397255,0.0001010485,0.00007184551,0.00006262576,0.00003923107,0.001139217,0.007665948],"genre_scores_gemma":[0.5939407,0.0009686839,0.3995165,0.0001239003,0.00007704581,0.00006849304,0.0001184167,0.0001516886,0.005034662],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.002533872,"threshold_uncertainty_score":0.008476675,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}