{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":2,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":2,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"6c8feb3ef7ff","filters":{"venue":"Proceedings of the European Design Automation Conference, 1990., EDAC."}},"results":[{"id":"W4243927247","doi":"10.1109/edac.1990.136631","title":"Transistor placement and interconnect algorithms for leaf cell synthesis","year":2002,"lang":"en","type":"article","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Bell (Canada); Carleton University","funders":"","keywords":"Routing (electronic design automation); Chaining; Transistor; Computer science; Algorithm; Interconnection; Placement; Set (abstract data type); Metric (unit); Routing table; Parallel computing; Physical design; Engineering; Embedded system; Electrical engineering; Circuit design; Computer network; Routing protocol; Voltage","authors":[{"name":"M. Lefebvre","is_ca":true},{"name":"C. Chan","is_ca":true},{"name":"G. Martin","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03876543108663007,"gpt":0.2060716835115759,"spread":0.1673062524249458,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006874966,0.0002408242,0.0002546422,0.0001526738,0.0001100416,0.0001296078,0.0003884268,0.00006298654,0.00007652216],"category_scores_gemma":[0.0001178291,0.0001989176,0.00009504186,0.0001577398,0.00007337974,0.0002913277,0.00003856514,0.000121519,0.00001463278],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004816217,"about_ca_system_score_gemma":0.000007201952,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001316407,"about_ca_topic_score_gemma":1.856626e-7,"domain_scores_codex":[0.9988897,0.00004085974,0.0004038875,0.0002421461,0.0001835272,0.0002399022],"domain_scores_gemma":[0.999338,0.0001391851,0.000151764,0.0001245999,0.0001775319,0.00006897467],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00007480438,0.0003038157,0.0001060619,0.002803893,0.0002880732,0.000001966162,0.01103874,0.0008309942,0.4795224,0.002847713,0.1421876,0.359994],"study_design_scores_gemma":[0.0007080156,0.000241872,0.0002842482,0.0004149112,0.0001552553,0.00001386162,0.00044671,0.4739843,0.5149655,0.0005896204,0.007623022,0.0005726514],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03119046,0.0008156952,0.8384987,0.0004224097,0.0004728948,0.00289009,0.00006401429,0.002452315,0.1231934],"genre_scores_gemma":[0.9731435,0.0001724788,0.02590545,0.00003036999,0.00007469312,0.0001113792,0.000001306148,0.00006537569,0.0004954786],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.941953,"threshold_uncertainty_score":0.8111626,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4250776205","doi":"10.1109/edac.1990.136649","title":"A new synthesis technique for multilevel combinational circuits","year":2002,"lang":"en","type":"article","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto; Bell (Canada)","funders":"","keywords":"Computer science; Combinational logic; Function (biology); Simple (philosophy); Electronic circuit; Boolean function; Minification; Cascade; Algorithm; Computer engineering; CMOS; Topology (electrical circuits); Logic gate; Theoretical computer science; Mathematics; Electronic engineering; Engineering; Programming language","authors":[{"name":"L. Diaz-Olavarrieta","is_ca":true},{"name":"S.G. Zaky","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03696669672497958,"gpt":0.2079828785734062,"spread":0.1710161818484267,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000937912,0.0003295814,0.000311541,0.0003008247,0.0001741996,0.0001551698,0.0008864885,0.0001047815,0.000224566],"category_scores_gemma":[0.0004473829,0.000286374,0.0001346463,0.0004305998,0.00007471018,0.0004989851,0.00006992654,0.0002042574,0.0001191718],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001100946,"about_ca_system_score_gemma":0.00004439108,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002348903,"about_ca_topic_score_gemma":1.576881e-7,"domain_scores_codex":[0.998237,0.000046505,0.0006008248,0.0003087467,0.0004337102,0.0003732605],"domain_scores_gemma":[0.9987072,0.000231217,0.0002915645,0.0002091511,0.0004427672,0.0001180518],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001489766,0.0002361517,0.0003517868,0.00107657,0.0002686965,0.000001366258,0.002703622,0.00285925,0.5251906,0.02028414,0.218154,0.2288589],"study_design_scores_gemma":[0.001228954,0.0001262089,0.007224194,0.0006735733,0.0001209457,0.00003238759,0.00006938921,0.5257835,0.4565623,0.00245748,0.004906191,0.0008148837],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01050597,0.0001205795,0.888041,0.0004180717,0.0007025336,0.003437849,0.00005004598,0.001793372,0.09493062],"genre_scores_gemma":[0.9697156,0.00002470255,0.02858079,0.00003313346,0.0001444856,0.0002449862,0.000003044206,0.000106135,0.001147113],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9592096,"threshold_uncertainty_score":0.9999588,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}