{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":2,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":2,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"6c8feb3ef7ff","filters":{"venue":"Proceedings of the European Design Automation Conference, 1990., EDAC."}},"results":[{"id":"W4243927247","doi":"10.1109/edac.1990.136631","title":"Transistor placement and interconnect algorithms for leaf cell synthesis","year":2002,"lang":"en","type":"article","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Bell (Canada); Carleton University","funders":"","keywords":"Routing (electronic design automation); Chaining; Transistor; Computer science; Algorithm; Interconnection; Placement; Set (abstract data type); Metric (unit); Routing table; Parallel computing; Physical design; Engineering; Embedded system; Electrical engineering; Circuit design; Computer network; Routing protocol; Voltage","authors":[{"name":"M. Lefebvre","is_ca":true},{"name":"C. Chan","is_ca":true},{"name":"G. Martin","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03876543108663007,"gpt":0.2060716835115759,"spread":0.1673062524249458,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002594017,0.0006166935,0.0003811662,0.0007156542,0.0004673138,0.0008105105,0.0008268338,0.0004414544,0.005968346],"category_scores_gemma":[0.0008310117,0.0002706393,0.0004405874,0.0009121195,0.0003640139,0.0008341852,0.0005654867,0.0007909702,0.002337181],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008188047,"about_ca_system_score_gemma":0.0006621214,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002049891,"about_ca_topic_score_gemma":0.003299151,"domain_scores_codex":[0.9997945,0.00003906829,0.0000157142,0.00004619448,0.000082555,0.00002188491],"domain_scores_gemma":[0.9997275,0.00009431474,0.00002367083,0.00005607459,0.00008652761,0.00001181406],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001150228,0.00005057054,0.0004705691,0.0002143424,0.00002348129,0.0001176746,0.0001631687,0.2311338,0.03399684,0.1063271,0.009787549,0.6175999],"study_design_scores_gemma":[0.00006065941,0.000109249,0.0002398691,0.00003646087,0.0000213707,0.0001874273,0.00004782952,0.8802516,0.02546716,0.05781789,0.03573599,0.00002450541],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003264481,0.0001425431,0.9925174,0.00003972433,0.00001780025,0.00002874211,0.00006151276,0.001003928,0.002923943],"genre_scores_gemma":[0.05317803,0.000239881,0.9415089,0.00005333753,0.00001945858,0.0001102587,0.0003939528,0.0003011814,0.004194984],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.005968346,"threshold_uncertainty_score":0.01996607,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4250776205","doi":"10.1109/edac.1990.136649","title":"A new synthesis technique for multilevel combinational circuits","year":2002,"lang":"en","type":"article","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto; Bell (Canada)","funders":"","keywords":"Computer science; Combinational logic; Function (biology); Simple (philosophy); Electronic circuit; Boolean function; Minification; Cascade; Algorithm; Computer engineering; CMOS; Topology (electrical circuits); Logic gate; Theoretical computer science; Mathematics; Electronic engineering; Engineering; Programming language","authors":[{"name":"L. Diaz-Olavarrieta","is_ca":true},{"name":"S.G. Zaky","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03696669672497958,"gpt":0.2079828785734062,"spread":0.1710161818484267,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001703771,0.0005057917,0.0003775227,0.0006075879,0.0004945396,0.0006813055,0.0008190411,0.0003737343,0.006339135],"category_scores_gemma":[0.0004869043,0.0003560297,0.0007144279,0.0005829397,0.000314521,0.0008215948,0.0006992932,0.0009693077,0.00183365],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004514752,"about_ca_system_score_gemma":0.0003686223,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004007735,"about_ca_topic_score_gemma":0.001170523,"domain_scores_codex":[0.9996192,0.00003725921,0.00003077322,0.00007377198,0.0002089079,0.00003006787],"domain_scores_gemma":[0.9998343,0.00004016741,0.00001782882,0.00005039819,0.00004777884,0.000009445619],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008765256,0.00003934886,0.0001843745,0.0006857601,0.00007777066,0.0003210241,0.0002225182,0.0163272,0.3836854,0.1093947,0.00666007,0.4823143],"study_design_scores_gemma":[0.0001110525,0.0004590275,0.0007359304,0.0001998425,0.0002070725,0.002263697,0.00007650214,0.2381183,0.3344852,0.09038206,0.3328763,0.00008499286],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00307307,0.0004068321,0.9861925,0.0001131183,0.00009181826,0.00006918536,0.00009274444,0.0008372983,0.009123442],"genre_scores_gemma":[0.09550941,0.000638698,0.8962475,0.0001616533,0.0001142274,0.0001883197,0.000233734,0.0001875222,0.006718853],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.006339135,"threshold_uncertainty_score":0.0212065,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}