{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":3,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":3,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"85c6ca2a43f1","filters":{"venue":"SYNCHROINFO JOURNAL"}},"results":[{"id":"W4317415683","doi":"10.36724/2664-066x-2021-7-4-7-11","title":"A 36 MW, 13 B, 2.1 MS/S MULTI-BIT DS ADC IN 0.18 M DIGITAL CMOS PROCESS USING AN EFFICIENT TOP-DOWN DESIGN METHODOLOGY","year":2021,"lang":"en","type":"article","venue":"SYNCHROINFO JOURNAL","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"CMOS; Block (permutation group theory); Capacitor; Dynamic range; Switched capacitor; Electronic engineering; Nyquist–Shannon sampling theorem; Computer science; 12-bit; Decimation; Integrated circuit design; Nyquist rate; Electrical engineering; Engineering; Telecommunications; Mathematics; Sampling (signal processing); Bandwidth (computing); Voltage","authors":[{"name":"Mona Safi-Harb","is_ca":true},{"name":"Gordon W. Roberts","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.1007972913452806,"gpt":0.315108126470356,"spread":0.2143108351250754,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002138596,0.0004164975,0.0003381446,0.0003671397,0.000295526,0.0006311854,0.0009703306,0.000382886,0.003210147],"category_scores_gemma":[0.0003505313,0.0002905559,0.0001896046,0.0002919017,0.0001516386,0.0004528795,0.0002198794,0.0004794478,0.001151034],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004897745,"about_ca_system_score_gemma":0.0009821507,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001125689,"about_ca_topic_score_gemma":0.003708201,"domain_scores_codex":[0.9997913,0.00001990247,0.00001361984,0.00003852682,0.0001167556,0.00001982068],"domain_scores_gemma":[0.9998248,0.00004663605,0.00003047028,0.00001793534,0.00006253581,0.00001750586],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001359733,0.00007356017,0.0007279006,0.000490494,0.00006078379,0.000221973,0.0001045878,0.003309817,0.8822374,0.003251383,0.001601188,0.107785],"study_design_scores_gemma":[0.0001836712,0.00292963,0.004562006,0.0001091115,0.0002376452,0.002658922,0.00009324316,0.07237015,0.8313223,0.001463659,0.08399893,0.00007082122],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.1243153,0.001623407,0.8497807,0.0004813829,0.0001952428,0.001018092,0.0008029996,0.004270476,0.01751243],"genre_scores_gemma":[0.3653062,0.0005850518,0.6248176,0.0002172545,0.00006474325,0.0002767933,0.0003350166,0.0001197304,0.008277637],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.003210147,"threshold_uncertainty_score":0.01073903,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3206782637","doi":"10.36724/2664-066x-2021-7-3-31-35","title":"A 19 MW, 12.5 B, 2.1 MS/S SINGLE-BIT DS ADC IN 0.18 MM DIGITAL CMOS PROCESS","year":2021,"lang":"en","type":"article","venue":"SYNCHROINFO JOURNAL","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Oversampling; CMOS; Delta-sigma modulation; Computer science; Bandwidth (computing); Electronic engineering; Effective number of bits; Switched capacitor; Electrical engineering; Low-power electronics; Dissipation; Dynamic range; Voltage; Power (physics); Capacitor; Engineering; Physics; Telecommunications; Power consumption","authors":[{"name":"Mona Safi-Harb","is_ca":true},{"name":"Gordon W. Roberts","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01805950254111605,"gpt":0.2218679147422079,"spread":0.2038084122010919,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000281475,0.000456481,0.0004909292,0.0004957821,0.0002852483,0.0006455389,0.001049257,0.0005583304,0.004780836],"category_scores_gemma":[0.0006004935,0.0002729539,0.0001609993,0.0005729708,0.0001559395,0.0006869373,0.0001977476,0.0004403367,0.002037818],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003947863,"about_ca_system_score_gemma":0.000731357,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001084995,"about_ca_topic_score_gemma":0.002741555,"domain_scores_codex":[0.9997059,0.00002404383,0.00002220605,0.00006002391,0.0001567882,0.00003109919],"domain_scores_gemma":[0.9997476,0.00007736183,0.00003732656,0.00002392714,0.00008835193,0.00002557388],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000303331,0.00007268462,0.001164281,0.0005048812,0.00005454365,0.0005730249,0.000170835,0.002187021,0.925666,0.002310679,0.003710752,0.06328195],"study_design_scores_gemma":[0.0002450076,0.002371225,0.007706956,0.00008557688,0.0002363433,0.003867998,0.0002225692,0.03620975,0.8439354,0.0009012705,0.1041437,0.00007422834],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3782728,0.003118048,0.5413872,0.001108669,0.0006269509,0.001334603,0.003728278,0.01161953,0.05880395],"genre_scores_gemma":[0.6868585,0.0009570768,0.2891169,0.0003993384,0.00009085885,0.0002736005,0.0006869721,0.0002032931,0.02141343],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004780836,"threshold_uncertainty_score":0.01599348,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3207568191","doi":"10.36724/2664-066x-2021-7-3-27-30","title":"TIME-INTERLEAVED MIXED-SIGNAL TEST CORE DIGITIZERS","year":2021,"lang":"en","type":"article","venue":"SYNCHROINFO JOURNAL","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Mixed-signal integrated circuit; Computer science; Electronics; Automatic test equipment; Integrated circuit; Engineering; Electrical engineering","authors":[{"name":"Chris Taillefer","is_ca":true},{"name":"Gordon W. Roberts","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01598184289442005,"gpt":0.229053941566265,"spread":0.213072098671845,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004250187,0.0003698529,0.0002143772,0.0008880325,0.0001882815,0.0006971486,0.0006009752,0.0002973568,0.002992854],"category_scores_gemma":[0.001707947,0.0001788173,0.000135229,0.0006903885,0.0002900475,0.0006885077,0.0002889074,0.0003728487,0.0006083327],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004237941,"about_ca_system_score_gemma":0.0003886749,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005879648,"about_ca_topic_score_gemma":0.001902821,"domain_scores_codex":[0.9995596,0.00006776121,0.0000245818,0.00007405743,0.0002466609,0.00002742886],"domain_scores_gemma":[0.9991611,0.0002766913,0.0001363058,0.0001654566,0.0002265342,0.00003398398],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000920965,0.0001825937,0.003743705,0.0001931527,0.00008726971,0.0002046034,0.0002767379,0.01201407,0.2248154,0.02045713,0.00219013,0.7349142],"study_design_scores_gemma":[0.0001289122,0.001384769,0.005648223,0.00008157327,0.000130989,0.001968477,0.0001127475,0.3055502,0.645133,0.006087693,0.03369666,0.00007679202],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07507361,0.0008563327,0.9124448,0.0001128333,0.0001095023,0.0001727677,0.0001601482,0.003172839,0.00789719],"genre_scores_gemma":[0.6241924,0.0003903392,0.3666689,0.0002042253,0.00005023276,0.0001015401,0.0002237793,0.0001120169,0.008056649],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002992854,"threshold_uncertainty_score":0.01001215,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}