{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":3,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":3,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"791f6341a564","filters":{"venue":"Symposium on Integrated Circuits and Systems Design"}},"results":[{"id":"W2132414077","doi":"10.1109/sbcci.2001.953013","title":"An integrated high-level test synthesis algorithm for built-in self-testable designs","year":2002,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Register allocation; Computer science; High-level synthesis; Testability; Scheduling (production processes); Design for testing; Concurrency; Algorithm; Built-in self-test; Test plan; Parallel computing; Distributed computing; Embedded system; Reliability engineering; Field-programmable gate array; Mathematical optimization; Engineering; Mathematics; Programming language","authors":[{"name":"Laurence T. Yang","is_ca":true},{"name":"J.C. Muzio","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06748274558290042,"gpt":0.2477840039802691,"spread":0.1803012583973687,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00167044,0.000649529,0.0008256143,0.0006239166,0.00044202,0.00107371,0.001233352,0.0003586175,0.0000169443],"category_scores_gemma":[0.0004239616,0.0005427923,0.0001100484,0.001299929,0.00006941905,0.0008616566,0.00003756765,0.0004273457,0.00004710963],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003180012,"about_ca_system_score_gemma":0.0001804946,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009019167,"about_ca_topic_score_gemma":0.00002575513,"domain_scores_codex":[0.99564,0.0006408018,0.0009216641,0.001306653,0.0004504278,0.001040388],"domain_scores_gemma":[0.9954726,0.002435264,0.0003090792,0.0009226309,0.0004690456,0.0003914156],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000005696028,0.003005513,0.001938684,0.0003735881,0.0002662391,0.0003724693,0.003333949,0.006479503,0.09368525,0.02100007,0.004606719,0.8649323],"study_design_scores_gemma":[0.0008841903,0.00134086,0.000166957,0.0006932429,0.00004836325,0.0001642449,0.0003755137,0.9871976,0.007229649,0.0003188778,0.0007399309,0.0008406038],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001904418,0.0004090283,0.9938033,0.0001546855,0.0006257001,0.001380241,0.0001035224,0.0007668299,0.0008522709],"genre_scores_gemma":[0.9812244,0.00009269707,0.01707278,0.0001522841,0.0001680626,0.000647996,0.00002014303,0.00008490607,0.0005367289],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9807181,"threshold_uncertainty_score":0.9999633,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2548314111","doi":"10.5555/3145862.3145879","title":"Cluster-based architecture relying on optical integrated networks with the provision of a low-latency arbiter","year":2016,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University; Polytechnique Montréal","funders":"","keywords":"Arbiter; MPSoC; Computer science; Computer architecture; Latency (audio); Embedded system; Architecture; Field-programmable gate array; Exploit; System on a chip; Low latency (capital markets); Network on a chip; Parallel computing; Computer network; Telecommunications","authors":[{"name":"Felipe Göhring de Magalhães","is_ca":true},{"name":"Fabiano Hessel","is_ca":false},{"name":"Odile Liboiron-Ladouceur","is_ca":true},{"name":"Gabriela Nicolescu","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01481665774923449,"gpt":0.2074183146429475,"spread":0.192601656893713,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001373177,0.0004870385,0.0005810749,0.0002872299,0.0002701794,0.0003931124,0.000735291,0.0003022273,0.000006327065],"category_scores_gemma":[0.00005800008,0.0002013942,0.0001220446,0.0006702012,0.0001763589,0.0001900865,0.00004313575,0.0005369243,0.00001344131],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001314067,"about_ca_system_score_gemma":0.0001644042,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007650781,"about_ca_topic_score_gemma":0.00001123678,"domain_scores_codex":[0.9963528,0.001000825,0.0007247679,0.0008178976,0.00055204,0.000551707],"domain_scores_gemma":[0.9968839,0.001212439,0.0003994093,0.000884161,0.0004417942,0.0001782521],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.002629611,0.0009441209,0.0005584125,0.0006253158,0.0007092827,0.0002288082,0.005078983,0.63775,0.06909391,0.1769562,0.01082718,0.09459816],"study_design_scores_gemma":[0.002837364,0.006083443,0.0000991571,0.009262549,0.00004765613,0.0002656853,0.0004611207,0.971415,0.00651649,0.0001452286,0.002004378,0.0008619338],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01689069,0.000115369,0.9774184,0.001475862,0.0009070677,0.001336536,0.000007405847,0.0001796231,0.001669102],"genre_scores_gemma":[0.9983293,0.00001252663,0.0002938543,0.0004209983,0.0001590054,0.0001694407,0.000003735329,0.0000435367,0.0005675844],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9814386,"threshold_uncertainty_score":0.8212616,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W317001884","doi":"","title":"Proceedings of the 22st Annual Symposium on Integrated Circuits and Systems Design: Chip on the Dunes, SBCCI 2009, Natal, Brazil, August 31 - September 03, 2009","year":2009,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Chip; System on a chip; Engineering; Telecommunications; Embedded system","authors":[{"name":"Ivan Saraiva Silva","is_ca":false},{"name":"Renato P. Ribas","is_ca":false},{"name":"Calvin Plett","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01931338430627113,"gpt":0.219492695547199,"spread":0.2001793112409279,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.00197663,0.001284919,0.001291199,0.0005807549,0.0005457151,0.0008048714,0.0009697341,0.0008768652,0.0000210114],"category_scores_gemma":[0.0001203134,0.0007825083,0.0002289316,0.001317277,0.0002798108,0.0004883867,0.00004112968,0.00141637,0.00005293707],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003067512,"about_ca_system_score_gemma":0.0001726505,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002147242,"about_ca_topic_score_gemma":0.000004702412,"domain_scores_codex":[0.9949175,0.0005335481,0.001430105,0.00108747,0.0009626364,0.001068713],"domain_scores_gemma":[0.9970366,0.0006000216,0.0005165045,0.0008176327,0.0006718023,0.0003574362],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002916151,0.0005614398,0.0003771174,0.001087644,0.0007108669,0.00006038698,0.002687015,0.01118733,0.589495,0.02544776,0.3659407,0.002153105],"study_design_scores_gemma":[0.009148396,0.02274704,0.005190004,0.03752806,0.001726044,0.003038288,0.01608595,0.1826825,0.6456231,0.001523037,0.06359031,0.01111724],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5842881,0.02188595,0.04257996,0.002642687,0.01221449,0.04257153,0.003917215,0.009815051,0.2800851],"genre_scores_gemma":[0.99524,0.0005068547,0.00001985482,0.0003357179,0.0002895579,0.0003905169,0.00003106258,0.000188554,0.002997898],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4109519,"threshold_uncertainty_score":0.9999903,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}