{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":39,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":39,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"856371b91185","filters":{"venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004."}},"results":[{"id":"W1671315370","doi":"10.1109/newcas.2004.1359095","title":"High voltage charge pump using standard CMOS technology","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Innovative Energy Harvesting Technologies","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; Dalsa Corporation","funders":"","keywords":"Charge pump; CMOS; Voltage; Electrical engineering; Materials science; Charge (physics); Electronic circuit; Optoelectronics; High voltage; Engineering; Physics; Capacitor","authors":[{"name":"Jean‐François Richard","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02787324244440681,"gpt":0.2480072230289276,"spread":0.2201339805845207,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006859475,0.0007362217,0.0008476659,0.000604471,0.0006116736,0.0002136512,0.0007158006,0.0006016868,0.00002415158],"category_scores_gemma":[0.0001404712,0.0005710307,0.00009899266,0.001592188,0.0004994579,0.0003303269,0.00009214176,0.001075169,0.00008286042],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004440738,"about_ca_system_score_gemma":0.0001162956,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002772509,"about_ca_topic_score_gemma":0.00007987454,"domain_scores_codex":[0.9967259,0.00007316918,0.0008504043,0.0006669159,0.0005627465,0.001120924],"domain_scores_gemma":[0.9981737,0.000126804,0.0002389349,0.0009870575,0.0003261253,0.0001474043],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00007565818,0.0001831866,0.001121635,0.000382284,0.000530572,0.0003672069,0.001507078,0.8735798,0.009380264,0.07464388,0.003429054,0.03479937],"study_design_scores_gemma":[0.05089211,0.006810336,0.007760247,0.03940859,0.002230035,0.01451003,0.1060936,0.09981246,0.1840472,0.06653687,0.386154,0.03574449],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9660194,0.003699406,0.02226175,0.0006363486,0.002497202,0.000856092,0.0003602906,0.002537556,0.001131971],"genre_scores_gemma":[0.9980503,0.000115625,0.0001425064,0.00009998764,0.0006107044,0.00007481189,0.00001645273,0.0001664907,0.0007231256],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7737674,"threshold_uncertainty_score":0.9996741,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1656104036","doi":"10.1109/newcas.2004.1359047","title":"An efficient, low-complexity, normalized LMS algorithm for echo cancellation","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Adaptive Filtering Techniques","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Echo (communications protocol); Algorithm; Computer science; Teleconference; Adaptive filter; Least mean squares filter; Filter (signal processing); Telecommunications","authors":[{"name":"Abhishek Tandon","is_ca":true},{"name":"M. Omair Ahmad","is_ca":true},{"name":"M.N.S. Swamy","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03689725271583761,"gpt":0.2827494242252918,"spread":0.2458521715094542,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004630087,0.000579203,0.000598378,0.0001911446,0.0004797555,0.0001935921,0.0004443115,0.0002371095,0.0000117299],"category_scores_gemma":[0.00001793665,0.0004723701,0.0001284283,0.000363676,0.0001978826,0.0003001895,0.00002780151,0.0004013024,0.00001984692],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002630083,"about_ca_system_score_gemma":0.00005922122,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002589176,"about_ca_topic_score_gemma":0.0001456483,"domain_scores_codex":[0.9974128,0.00009368065,0.0006662418,0.0005911735,0.0004262194,0.0008098601],"domain_scores_gemma":[0.9985175,0.0001365142,0.0001791342,0.0007047915,0.0001838079,0.0002782842],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003899689,0.0001267056,0.00002635924,0.0001601626,0.000058462,0.00001422543,0.001271568,0.9534559,0.001819982,0.00112137,0.0004029548,0.04150337],"study_design_scores_gemma":[0.008245749,0.001197738,0.001273672,0.003492715,0.000237558,0.0004990035,0.005344534,0.9487172,0.008643145,0.003652519,0.01457614,0.004119966],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1438392,0.001965124,0.8461621,0.0001007419,0.001775428,0.002434907,0.0009940374,0.001453034,0.00127544],"genre_scores_gemma":[0.9963122,0.00008563658,0.001816095,0.0000819561,0.0009781175,0.0002195099,0.00008293054,0.0001555189,0.0002680568],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.852473,"threshold_uncertainty_score":0.9997728,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1908083067","doi":"10.1109/newcas.2004.1359086","title":"A precision CMOS analog cubing circuit","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Centroid; Computer science; Voltage; Power (physics); Electronic circuit; Electronic engineering; Electrical engineering; Engineering; Physics","authors":[{"name":"Findlay Shearer","is_ca":true},{"name":"Leonard MacEachern","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03071631060119356,"gpt":0.239590755842104,"spread":0.2088744452409104,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001144186,0.0008569702,0.0009563396,0.0003581556,0.0007407535,0.0003586637,0.0006766572,0.0004544166,0.00005758252],"category_scores_gemma":[0.00006876027,0.0006557082,0.0002736322,0.0008538025,0.0002342333,0.0004459399,0.00003669365,0.0009683539,0.000383284],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003317788,"about_ca_system_score_gemma":0.0001456089,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003386613,"about_ca_topic_score_gemma":0.0001611047,"domain_scores_codex":[0.9956709,0.0002489095,0.001062962,0.0008539569,0.0008947451,0.001268588],"domain_scores_gemma":[0.9976786,0.000377863,0.0002147418,0.000950681,0.0002270652,0.000551025],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00008847652,0.0003717785,0.0006244408,0.0004724596,0.0006547835,0.0004649549,0.007555122,0.8225047,0.002101529,0.02105401,0.0168507,0.127257],"study_design_scores_gemma":[0.06507583,0.009010616,0.0312186,0.04840244,0.00603032,0.02425668,0.1274569,0.07119381,0.007205996,0.1073697,0.4593026,0.04347645],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.4932736,0.05380873,0.3898503,0.000325103,0.008515814,0.004873388,0.0007599849,0.002806562,0.04578659],"genre_scores_gemma":[0.9958844,0.0004237037,0.000003917957,0.0002564639,0.001283536,0.0001002922,0.00003267511,0.0001778399,0.001837153],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7513109,"threshold_uncertainty_score":0.9995894,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1864353221","doi":"10.1109/newcas.2004.1359104","title":"Built-in self-test design of motion estimation computing array","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"Harbin Institute of Technology","keywords":"Verilog; VHDL; Computer science; Field-programmable gate array; Encoder; Hardware description language; Motion estimation; Reliability (semiconductor); Embedded system; Computer architecture; Coding (social sciences); Built-in self-test; Logic simulation; Logic synthesis; Computer hardware; Computer engineering; Logic gate; Algorithm","authors":[{"name":"Lin Li","is_ca":false},{"name":"Mingzeng Hu","is_ca":true},{"name":"Otmane Aı̈t Mohamed","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03697777084458286,"gpt":0.2645118536684934,"spread":0.2275340828239105,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001793314,0.0004345821,0.0006044411,0.0003074703,0.0004507904,0.0002856627,0.0008328013,0.0001923568,0.00000212801],"category_scores_gemma":[0.0002016201,0.0003425604,0.0001024029,0.001044663,0.0001148103,0.0005931386,0.0000548182,0.0004459879,0.00003220806],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001772143,"about_ca_system_score_gemma":0.0001922794,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004862469,"about_ca_topic_score_gemma":0.0000651905,"domain_scores_codex":[0.9965969,0.000338015,0.0009851286,0.0007224877,0.0006437621,0.0007136766],"domain_scores_gemma":[0.9974765,0.0008107532,0.0005271028,0.0007415069,0.0002479673,0.0001962023],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000003215701,0.000470408,0.003488431,0.0001677865,0.0000436194,0.00005464652,0.006295895,0.8533419,0.0008253212,0.003201894,0.0001305391,0.1319763],"study_design_scores_gemma":[0.004892339,0.0009666912,0.019192,0.00569135,0.0001234778,0.001210089,0.004457301,0.9567655,0.001031218,0.003386234,0.0002301252,0.002053616],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1010591,0.001054823,0.8953428,0.0004101179,0.0006556702,0.0007819375,0.00001666416,0.000267334,0.0004115932],"genre_scores_gemma":[0.9986891,0.00003075455,0.0007024326,0.0001194593,0.0003099472,0.00001763177,0.000005906044,0.00003648625,0.00008829531],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.89763,"threshold_uncertainty_score":0.9999027,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1835309263","doi":"10.1109/newcas.2004.1359089","title":"A novel gain boosting technique for design of low power narrow-band RFCMOS LNAs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Cascode; Noise figure; Amplifier; Power gain; Electronic engineering; Boosting (machine learning); High-gain antenna; Electrical engineering; Low-noise amplifier; Negative resistance; Power consumption; Power (physics); Engineering; Computer science; Physics; CMOS; Voltage","authors":[{"name":"S. Asgaran","is_ca":true},{"name":"M. Jamal Deen","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03491547597863705,"gpt":0.247766979857027,"spread":0.21285150387839,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001554196,0.0008056095,0.0009812472,0.0003345837,0.0003784366,0.0001713525,0.0006350533,0.0005111825,0.00001765216],"category_scores_gemma":[0.0001770463,0.0006336666,0.0002281123,0.0007189413,0.0002664483,0.0003295208,0.000005838324,0.0007172013,0.00002224836],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000379792,"about_ca_system_score_gemma":0.0002397394,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002159507,"about_ca_topic_score_gemma":0.00002775962,"domain_scores_codex":[0.996221,0.0001750403,0.001234885,0.0006904148,0.0005982359,0.001080397],"domain_scores_gemma":[0.9974694,0.0006320474,0.0003275436,0.0008521428,0.0004072974,0.0003116057],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00007508515,0.0001941137,0.00003388901,0.0004533406,0.000236253,0.00004224183,0.002762795,0.8283214,0.1618307,0.001392503,0.00304626,0.001611449],"study_design_scores_gemma":[0.03804177,0.008305843,0.0009581419,0.04589193,0.001978405,0.01314553,0.04877649,0.08306969,0.7177501,0.01069286,0.01259501,0.01879425],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0430072,0.01254468,0.924135,0.0002733257,0.002510919,0.007844853,0.0009828121,0.00090545,0.007795816],"genre_scores_gemma":[0.9978925,0.00005338927,0.0002165918,0.0001074333,0.0004200754,0.0005734562,0.00002044923,0.0002245461,0.000491544],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9548853,"threshold_uncertainty_score":0.9996114,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2103799265","doi":"10.1109/newcas.2004.1359003","title":"A normalized intrinsic delay model of static CMOS complex gates for deep submicron technologies","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Logic gate; Transistor; Computer science; Electronic engineering; Topology (electrical circuits); Series (stratigraphy); Algorithm; Electrical engineering; Engineering; Voltage","authors":[{"name":"Jingyue Xue","is_ca":true},{"name":"D. Al-Khalili","is_ca":true},{"name":"C. Rozon","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04739045949360839,"gpt":0.2655859688484093,"spread":0.2181955093548009,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004154016,0.0005623102,0.000812516,0.0002027646,0.0002918082,0.0001039981,0.0005285416,0.0002489186,0.00001078458],"category_scores_gemma":[0.00003680738,0.0004281063,0.0001447773,0.0003843273,0.0002739831,0.0003049226,0.00003209825,0.0003601325,0.00001364084],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001771698,"about_ca_system_score_gemma":0.00006042445,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007741455,"about_ca_topic_score_gemma":0.00009359245,"domain_scores_codex":[0.997357,0.00005769127,0.000930212,0.0004815111,0.0003853285,0.0007882359],"domain_scores_gemma":[0.9984822,0.0002376494,0.0002731472,0.0006475072,0.0002302326,0.0001293205],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006574061,0.0001133239,0.0001033771,0.0005966651,0.0002389056,0.000009323502,0.002346615,0.9536039,0.007016394,0.002558882,0.0006661261,0.03268076],"study_design_scores_gemma":[0.02240057,0.001971633,0.0004139397,0.005856944,0.001293765,0.0008503159,0.07386443,0.825363,0.01649843,0.02021051,0.02443655,0.006839846],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7562822,0.01786035,0.2179658,0.0002607916,0.00127091,0.003614542,0.0009550133,0.0009717281,0.0008187047],"genre_scores_gemma":[0.9984043,0.0005323352,0.0002571686,0.00009202919,0.0001442414,0.0002056974,0.00003849569,0.0001101435,0.0002155386],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2421222,"threshold_uncertainty_score":0.9998171,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2166419724","doi":"10.1109/newcas.2004.1358997","title":"An investigation into transistor-based adiabatic logic styles","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Adiabatic process; Pass transistor logic; Transistor; CMOS; Logic gate; Adiabatic circuit; Electronic engineering; Power (physics); Computer science; Logic family; Electrical engineering; Logic synthesis; Engineering; Physics; Voltage","authors":[{"name":"Muhammad Arsalan","is_ca":true},{"name":"M. Shams","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02373154766580915,"gpt":0.2367088297914179,"spread":0.2129772821256087,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007710184,0.0006613008,0.0006365395,0.0003210767,0.0005086596,0.0002674753,0.0005029801,0.0003266784,0.00002754281],"category_scores_gemma":[0.00002159509,0.0005048598,0.0001219351,0.0006784727,0.0002928283,0.0006207533,0.000008534472,0.0005676384,0.000131484],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003523722,"about_ca_system_score_gemma":0.0001841928,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004193968,"about_ca_topic_score_gemma":0.0004606417,"domain_scores_codex":[0.9969565,0.0002289323,0.0007934458,0.0006025149,0.0006363585,0.0007822784],"domain_scores_gemma":[0.9982218,0.0001694431,0.0001525697,0.0008284703,0.0001594724,0.0004682105],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003282792,0.0001266125,0.0006498022,0.0003614554,0.00009371268,0.00003826902,0.006511698,0.9811466,0.001650899,0.0009346363,0.001146995,0.007306476],"study_design_scores_gemma":[0.0388551,0.008551754,0.04138522,0.01940184,0.002447934,0.001575531,0.08479634,0.7256826,0.01479688,0.008768515,0.03250151,0.02123678],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9773644,0.005298924,0.01248481,0.0005012652,0.001516098,0.001226068,0.00009996664,0.0008065522,0.000701981],"genre_scores_gemma":[0.9982389,0.00008374173,0.00008387525,0.0003827433,0.0006863662,0.0001170013,0.00005392465,0.0001387535,0.0002147024],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.255464,"threshold_uncertainty_score":0.9997403,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2154466711","doi":"10.1109/newcas.2004.1359107","title":"Shunt-peaking of MCML gates using active inductors","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Inductor; Shunt (medical); Resistor; CMOS; Electronic engineering; Electronic circuit; Logic gate; Electrical engineering; Computer science; Materials science; Engineering; Voltage; Medicine","authors":[{"name":"Hung Tien Bui","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04037178147363803,"gpt":0.2561930679018913,"spread":0.2158212864282533,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005962796,0.0007254745,0.000900939,0.0003668564,0.0003621775,0.0001540047,0.000553636,0.0004019787,0.00003175947],"category_scores_gemma":[0.00007176159,0.000558249,0.0001893215,0.0009166775,0.000316777,0.0005056486,0.000009375127,0.0008814492,0.00003465905],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005096375,"about_ca_system_score_gemma":0.0001906786,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001111967,"about_ca_topic_score_gemma":0.0001243226,"domain_scores_codex":[0.9965739,0.0002067043,0.0010127,0.000594041,0.0006708843,0.0009417991],"domain_scores_gemma":[0.9980947,0.0002535711,0.0003145539,0.0007532898,0.0002916292,0.000292214],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00004188105,0.0001512833,0.0005296519,0.0002999337,0.0005475385,0.0001024679,0.008338827,0.9550008,0.01788776,0.002507497,0.0005932354,0.01399911],"study_design_scores_gemma":[0.03365022,0.004670951,0.01881144,0.06219798,0.004976226,0.01490928,0.3323466,0.1195254,0.3367163,0.01478541,0.02879216,0.028618],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9789822,0.00702043,0.002347761,0.00009322639,0.002452239,0.001057716,0.0002763198,0.0003966307,0.007373441],"genre_scores_gemma":[0.9987145,0.0001264285,0.00001038449,0.0000586851,0.0006930728,0.0000378453,0.00001543007,0.0001644294,0.0001791998],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8354754,"threshold_uncertainty_score":0.9996869,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1783434861","doi":"10.1109/newcas.2004.1359114","title":"A tool for automatic watermarking of IP designs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Steganography and Watermarking Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Digital watermarking; Computer science; Watermark; Reuse; Block (permutation group theory); Intellectual property; Process (computing); Set (abstract data type); Embedded system; Computer engineering; Computer security; Software engineering; Programming language; Engineering; Operating system; Embedding; Artificial intelligence","authors":[{"name":"Amr T. Abdel-Hamid","is_ca":true},{"name":"Sofiène Tahar","is_ca":true},{"name":"E.M. Aboulhamid","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04211683829480876,"gpt":0.2789564902127653,"spread":0.2368396519179565,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001127361,0.0004628923,0.0006484398,0.0002686271,0.0005708202,0.0002572453,0.001062899,0.0001983096,0.000002136952],"category_scores_gemma":[0.00004301059,0.0003158405,0.000229204,0.0005568023,0.0002132722,0.0004604338,0.00008720526,0.0002905787,0.000006088584],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008202303,"about_ca_system_score_gemma":0.0001164588,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001146194,"about_ca_topic_score_gemma":0.00001503945,"domain_scores_codex":[0.9970455,0.0002012012,0.0008538292,0.0006477254,0.0005010928,0.0007506665],"domain_scores_gemma":[0.997818,0.0003886323,0.0004201647,0.00097675,0.0002373659,0.0001591008],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003665932,0.001637401,0.002627218,0.002672656,0.0009414176,0.0002550557,0.03700626,0.124584,0.004499231,0.1156493,0.005458826,0.7043021],"study_design_scores_gemma":[0.04651665,0.01516262,0.0261662,0.05632238,0.002004877,0.008604242,0.02110079,0.3277863,0.06407089,0.311696,0.09674615,0.02382287],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2184252,0.001831619,0.7745461,0.0007308968,0.001113139,0.002138425,0.0001041575,0.0006315559,0.0004788869],"genre_scores_gemma":[0.9968231,0.00004844975,0.00211589,0.0002504353,0.0002668477,0.000183294,0.000006257921,0.00004448177,0.0002612056],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.778398,"threshold_uncertainty_score":0.9999294,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2171681271","doi":"10.1109/newcas.2004.1359092","title":"Leap-frog-based synthesis of CMOS micropower nth-order log-domain filters","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University","funders":"","keywords":"Chebyshev filter; CMOS; Micropower; Realization (probability); Filter (signal processing); Sensitivity (control systems); Topology (electrical circuits); Integrator; Network synthesis filters; Mathematics; Prototype filter; Computer science; Electronic engineering; Algorithm; Control theory (sociology); Filter design; Engineering; Physics; Mathematical analysis; Artificial intelligence; Combinatorics; Telecommunications; Statistics; Bandwidth (computing)","authors":[{"name":"Xuguang Zhang","is_ca":true},{"name":"W. Mekawi","is_ca":true},{"name":"E.I. El-Masry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01839409892984005,"gpt":0.2251594513809599,"spread":0.2067653524511199,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008888114,0.000779387,0.001042124,0.0003189175,0.0003740634,0.0001429793,0.0005954683,0.0004027774,0.00009206123],"category_scores_gemma":[0.00007328272,0.0006023298,0.0002842541,0.0007070823,0.0004204276,0.0002173239,0.00002259804,0.0006207632,0.0001636135],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002339081,"about_ca_system_score_gemma":0.0001904755,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003837252,"about_ca_topic_score_gemma":0.00016876,"domain_scores_codex":[0.9963177,0.0002785306,0.001038254,0.0006671125,0.0006727827,0.001025591],"domain_scores_gemma":[0.9976932,0.0005211825,0.0002612295,0.0008810235,0.0002685575,0.0003747656],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001730786,0.000534265,0.0005310395,0.0008388222,0.0007599418,0.0002562259,0.003245298,0.9466141,0.00530077,0.004407451,0.01419853,0.02314045],"study_design_scores_gemma":[0.07934528,0.01017277,0.01539552,0.06784038,0.009209236,0.008830425,0.2225176,0.05176806,0.1121004,0.02238933,0.3511567,0.04927432],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5199445,0.02977253,0.4195947,0.0007108146,0.005251133,0.004023016,0.00179676,0.001350022,0.01755644],"genre_scores_gemma":[0.9980621,0.0001297713,0.00002574449,0.0002728203,0.0004778709,0.00009358195,0.0000250038,0.0001660454,0.0007470302],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8948461,"threshold_uncertainty_score":0.9996428,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2097670457","doi":"10.1109/newcas.2004.1359023","title":"Automatic synthesis from high level ASM to VHDL: a case study","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; High-level synthesis; VHDL; Programming language; Computer architecture; Embedded system; Field-programmable gate array","authors":[{"name":"E.K. Ogoubi","is_ca":true},{"name":"Jean‐Pierre David","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06198810978827832,"gpt":0.2907050788340988,"spread":0.2287169690458205,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002194851,0.0009423255,0.00130306,0.0004924929,0.0009316431,0.001026247,0.002002463,0.0003457863,0.00002037152],"category_scores_gemma":[0.0001904175,0.000688543,0.0002018535,0.001299894,0.0001482195,0.000749129,0.0002597521,0.000658771,0.0003091274],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004047468,"about_ca_system_score_gemma":0.0002966868,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.01738115,"about_ca_topic_score_gemma":0.001901691,"domain_scores_codex":[0.9932798,0.001116192,0.001486478,0.001607307,0.001354532,0.001155711],"domain_scores_gemma":[0.9945406,0.001174856,0.0005155049,0.002701459,0.0003780013,0.0006896119],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"qualitative","study_design_scores_codex":[0.0002200916,0.009083553,0.00472294,0.001012491,0.003292524,0.04860773,0.2322761,0.07311925,0.001711821,0.02342892,0.04678076,0.5557439],"study_design_scores_gemma":[0.03580945,0.01883362,0.03422957,0.04345169,0.00396705,0.1261204,0.5566719,0.09817822,0.008909645,0.02169767,0.01678949,0.03534137],"study_design_candidate":"qualitative","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9140014,0.0011677,0.07598232,0.001084393,0.001797499,0.003921671,0.0002987695,0.001278192,0.0004680328],"genre_scores_gemma":[0.9965208,0.00001191146,0.0008265312,0.0004258687,0.0007355749,0.0006351669,0.000003829402,0.0001150749,0.0007252913],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5204025,"threshold_uncertainty_score":0.9995566,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1890580590","doi":"10.1109/newcas.2004.1359009","title":"New VLSI design of a max-log-MAP decoder","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Very-large-scale integration; Computer science; Soft-decision decoder; Application-specific integrated circuit; Pipeline (software); Decoding methods; Transmission (telecommunications); Algorithm; Parallel computing; Computer hardware; Embedded system; Telecommunications","authors":[{"name":"Leila Sabeti","is_ca":true},{"name":"Majid Ahmadi","is_ca":true},{"name":"Kemal Tepe","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03526731413074038,"gpt":0.2647236799502228,"spread":0.2294563658194824,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005393502,0.0004971452,0.0006582066,0.0002139981,0.000245278,0.00009540583,0.000718262,0.0002666807,0.0000292888],"category_scores_gemma":[0.00003572099,0.0003934261,0.0001154116,0.0004671578,0.0001722594,0.0003150003,0.00005074693,0.0005400893,0.00006214769],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001690323,"about_ca_system_score_gemma":0.0001245943,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002435905,"about_ca_topic_score_gemma":0.00008072959,"domain_scores_codex":[0.9975553,0.0001748041,0.0008286395,0.000397748,0.0004500489,0.0005935244],"domain_scores_gemma":[0.997856,0.0003098681,0.0002270021,0.001159343,0.0001793287,0.0002684163],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00003736153,0.00009661126,0.0000784875,0.000165272,0.0001294269,0.00001568276,0.002098819,0.9375929,0.001004851,0.002554309,0.007317644,0.04890865],"study_design_scores_gemma":[0.04451458,0.005978621,0.006809186,0.04216567,0.002228479,0.004964416,0.06540038,0.2450028,0.07190178,0.05747413,0.4263013,0.02725867],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01958921,0.01843421,0.9551655,0.0005979433,0.001019357,0.001812198,0.0001219605,0.001110905,0.00214872],"genre_scores_gemma":[0.9958346,0.0007891012,0.001460303,0.000105576,0.000322587,0.00008898412,0.00001246355,0.0001287893,0.001257586],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9762454,"threshold_uncertainty_score":0.9998518,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2157627782","doi":"10.1109/newcas.2004.1359062","title":"A novel asynchronous wrapper using 1-of-4 data encoding and single-track handshaking","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Handshaking; Asynchronous communication; Computer science; Encoding (memory); Throughput; Asynchronous system; Asynchronous circuit; Protocol (science); Embedded system; Computer architecture; Synchronization (alternating current); Computer network; Clock signal; Channel (broadcasting); Wireless; Synchronous circuit; Operating system","authors":[{"name":"Adhir Upadhyay","is_ca":true},{"name":"Syed Rafay Hasan","is_ca":true},{"name":"M. Nekili","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.07835245238350412,"gpt":0.2736662163467105,"spread":0.1953137639632064,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008932166,0.0006262239,0.0007735796,0.0002867604,0.0004620521,0.0003031087,0.0006693118,0.0002848764,0.00001142863],"category_scores_gemma":[0.0000371169,0.0004944634,0.00007807485,0.0005777425,0.0002682293,0.0009872388,0.0001093294,0.0005488729,0.00001889822],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002069394,"about_ca_system_score_gemma":0.0001174962,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000317747,"about_ca_topic_score_gemma":0.0001307167,"domain_scores_codex":[0.9968572,0.00007558312,0.0009004264,0.0007243844,0.0005716212,0.00087075],"domain_scores_gemma":[0.9980318,0.0002200572,0.0002473187,0.001100321,0.00013715,0.0002633788],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008339921,0.0004223191,0.001425001,0.001129558,0.0005332183,0.0001027611,0.009583891,0.8990813,0.03989174,0.0006172046,0.0006881859,0.04644141],"study_design_scores_gemma":[0.02713525,0.002294444,0.006841358,0.03536135,0.002219952,0.01153637,0.04118183,0.8236449,0.01278767,0.0004402379,0.02405279,0.0125038],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9330811,0.01364429,0.04851186,0.00009347558,0.001768295,0.0009821368,0.0003982459,0.0003356589,0.001184931],"genre_scores_gemma":[0.998403,0.0002297308,0.0002871095,0.00005921196,0.000759544,0.0000150795,0.00002652561,0.0001376233,0.00008215534],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.07543636,"threshold_uncertainty_score":0.9997507,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2100260603","doi":"10.1109/newcas.2004.1359109","title":"An integrated inductorless quadrature voltage controlled oscillator design in a 47GHz SiGe process","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"dBc; Inductor; CMOS; Phase noise; Electrical engineering; Transistor; Voltage; Materials science; Quadrature (astronomy); Electronic engineering; Optoelectronics; Engineering","authors":[{"name":"J.K. Nakaska","is_ca":true},{"name":"J.W. Haslett","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02611002336714797,"gpt":0.2571441912775563,"spread":0.2310341679104083,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001709085,0.001192987,0.001634448,0.0006161583,0.0003750017,0.0005090043,0.0009831162,0.0008384336,0.00003707862],"category_scores_gemma":[0.0001570594,0.0008404827,0.0001917745,0.001782557,0.0002851897,0.0008114766,0.000005458343,0.001860273,0.00007658335],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007002834,"about_ca_system_score_gemma":0.0004896281,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006774509,"about_ca_topic_score_gemma":0.0005714779,"domain_scores_codex":[0.9945316,0.0006380689,0.001476135,0.001047705,0.0008921206,0.00141441],"domain_scores_gemma":[0.9971693,0.0004014871,0.0003019264,0.001098841,0.0004480411,0.0005804399],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003145553,0.0003675586,0.0003340834,0.0002153253,0.0002926555,0.0003545307,0.008167645,0.9748028,0.006260181,0.001047373,0.001309431,0.006533896],"study_design_scores_gemma":[0.1557093,0.009380738,0.009449588,0.03953058,0.002762642,0.009396322,0.2998488,0.3791716,0.0284391,0.01355095,0.0190253,0.0337351],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9247898,0.02106899,0.03564432,0.0002644002,0.00433389,0.007378638,0.0006004225,0.00171025,0.004209242],"genre_scores_gemma":[0.9978206,0.0001519673,0.00001229248,0.000191526,0.0006931642,0.0004386702,0.00004860558,0.0002441681,0.0003990142],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5956312,"threshold_uncertainty_score":0.9994046,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2170518693","doi":"10.1109/newcas.2004.1359065","title":"On low power shift register hardware realizations for convolutional encoders and decoders","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Shift register; Computer science; Encoder; Convolutional code; Decoding methods; Field-programmable gate array; Computer hardware; Coding (social sciences); Dissipation; Power (physics); Linear feedback shift register; Algorithm; Parallel computing; Electronic engineering; Chip; Engineering; Mathematics; Telecommunications","authors":[{"name":"Mathieu Dubois","is_ca":true},{"name":"Yvon Savaria","is_ca":true},{"name":"David Haccoun","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03053235459895815,"gpt":0.2773002132930666,"spread":0.2467678586941085,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008950531,0.0004896704,0.0004855082,0.0002548276,0.0008943583,0.0004466491,0.000744191,0.0002614193,0.000006356007],"category_scores_gemma":[0.0001755761,0.0003796413,0.0001388991,0.0004493899,0.000282655,0.0004778526,0.00008095633,0.0004130785,0.00002115359],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001997754,"about_ca_system_score_gemma":0.0002307013,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002837346,"about_ca_topic_score_gemma":0.0003304361,"domain_scores_codex":[0.9970311,0.0001975379,0.0006249887,0.0008497428,0.0005906767,0.0007059903],"domain_scores_gemma":[0.9975091,0.0006195855,0.0003183947,0.0009436459,0.0003130372,0.0002962303],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004679677,0.001451314,0.00256007,0.0007126197,0.0005791293,0.0001658689,0.05406795,0.2180465,0.0001759523,0.5809033,0.1076351,0.03323419],"study_design_scores_gemma":[0.05124431,0.01690021,0.03254309,0.04298548,0.001387015,0.008927217,0.08439589,0.248463,0.001728446,0.2461317,0.2381425,0.02715118],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07869459,0.002274572,0.903384,0.006108234,0.002692146,0.002574288,0.0003177674,0.0009163572,0.003037997],"genre_scores_gemma":[0.996294,0.0000538,0.0003808457,0.001210912,0.0002376325,0.0001602063,0.00002103745,0.00006158587,0.001579963],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9175994,"threshold_uncertainty_score":0.9998655,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1933168821","doi":"10.1109/newcas.2004.1359093","title":"Circuit simulation of S-parameter based interconnects via passive macromodels","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Passivity; Computer science; Compensation (psychology); Algorithm; Electronic engineering; Engineering; Electrical engineering","authors":[{"name":"D. Saraswat","is_ca":true},{"name":"Ramachandra Achar","is_ca":true},{"name":"M. Nakhla","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02564126696578464,"gpt":0.2461509247213091,"spread":0.2205096577555244,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003979801,0.0004792102,0.0006455426,0.0002034277,0.0002190149,0.00009235801,0.000330104,0.0002610861,0.00005710271],"category_scores_gemma":[0.00006395668,0.0003667573,0.0001648915,0.0004033223,0.0001600628,0.0002412195,0.00002417619,0.0004797229,0.00003008475],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001473583,"about_ca_system_score_gemma":0.00007128966,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002105142,"about_ca_topic_score_gemma":0.0001337308,"domain_scores_codex":[0.9974081,0.0001965472,0.0008050781,0.0004953409,0.0004961579,0.0005987823],"domain_scores_gemma":[0.9980188,0.0006684577,0.0001876739,0.0007052607,0.0002041504,0.0002156809],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000561836,0.000145736,0.00009249379,0.0002370218,0.00007396781,0.00001598859,0.001537901,0.9771804,0.002748914,0.0001825426,0.0001916229,0.01753718],"study_design_scores_gemma":[0.004018145,0.001018555,0.001421293,0.003058251,0.0002188773,0.0001276541,0.001380119,0.9766213,0.006985182,0.002833926,0.0008768619,0.001439779],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9516205,0.00172799,0.0438146,0.0001358748,0.00079398,0.0008983625,0.0001142106,0.0002064915,0.0006879491],"genre_scores_gemma":[0.9993291,0.00002416929,0.00001613064,0.00009530969,0.0002560729,0.0000460292,0.00002426491,0.00007216883,0.0001367025],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.04770861,"threshold_uncertainty_score":0.9998785,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2108930304","doi":"10.1109/newcas.2004.1359017","title":"Formal verification of a bus structure modeled in SystemC","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Formal verification; Programming language; Debugging; Model checking; Verilog; Electronic system-level design and verification; Functional verification; Abstraction; Intelligent verification; Embedded system; Hardware description language; Code (set theory); Reduction (mathematics); Software; Software development; Software construction","authors":[{"name":"A. Habibi","is_ca":true},{"name":"S. Tabar","is_ca":true},{"name":"L. Halleb","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03527952850032962,"gpt":0.2779438223714161,"spread":0.2426642938710865,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001448942,0.0004065965,0.0006135487,0.000312576,0.000290034,0.0001938522,0.001076776,0.0002807363,0.000003697083],"category_scores_gemma":[0.00008139582,0.0002996831,0.00009881888,0.001024744,0.0001618684,0.001042848,0.00007362451,0.0004679903,0.00001731667],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000220559,"about_ca_system_score_gemma":0.0001990058,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000480088,"about_ca_topic_score_gemma":0.0001351991,"domain_scores_codex":[0.9964872,0.0004104258,0.001061139,0.0006667509,0.0007140296,0.0006604484],"domain_scores_gemma":[0.9975941,0.0001422019,0.0005559151,0.001238915,0.0002961995,0.0001727121],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001920753,0.0004617499,0.001037839,0.0007436075,0.0001215709,0.00003936485,0.01773099,0.7058619,0.002313441,0.2081859,0.0002290455,0.0630825],"study_design_scores_gemma":[0.0184316,0.002578501,0.04585485,0.0105167,0.000313812,0.003117271,0.02705379,0.8569281,0.008148957,0.01565773,0.005397735,0.006000954],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6290711,0.002926755,0.3628887,0.0003746647,0.001803136,0.001682777,0.0001288157,0.0001778051,0.0009462386],"genre_scores_gemma":[0.9979474,0.000053427,0.001399235,0.00008624158,0.0002304834,0.0000630733,0.00001096373,0.00003298461,0.0001762056],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.3688763,"threshold_uncertainty_score":0.9999455,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2163435175","doi":"10.1109/newcas.2004.1359045","title":"Low-energy design of a 3G-compliant turbo decoder","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Turbo code; Turbo equalizer; Computer science; Turbo; Soft-decision decoder; Throughput; VHDL; CMOS; Serial concatenated convolutional codes; Power (physics); Electronic engineering; Efficient energy use; Real-time computing; Decoding methods; Computer hardware; Wireless; Electrical engineering; Algorithm; Telecommunications; Low-density parity-check code; Engineering; Concatenated error correction code; Field-programmable gate array; Block code; Physics","authors":[{"name":"I.A. Al-Mohandes","is_ca":true},{"name":"M.I. Elmasry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03357893758421773,"gpt":0.2566221421234197,"spread":0.2230432045392019,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004683775,0.0004978268,0.0006636179,0.0002106552,0.0002638227,0.00008603044,0.0006810046,0.0002394509,0.00001531517],"category_scores_gemma":[0.00002910111,0.000386877,0.0001174333,0.0004862657,0.0002242897,0.0002681569,0.0000491597,0.0004417349,0.00002622665],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001691908,"about_ca_system_score_gemma":0.00007323134,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000205525,"about_ca_topic_score_gemma":0.00007335015,"domain_scores_codex":[0.997546,0.0001909095,0.0008421993,0.0003996131,0.000433553,0.0005876786],"domain_scores_gemma":[0.9979067,0.0003006122,0.0002295098,0.001145911,0.0002096691,0.0002075955],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003616326,0.0001571902,0.00003129012,0.000144948,0.0001152251,0.00001813224,0.001288272,0.9614025,0.00160489,0.00318534,0.001535405,0.03048059],"study_design_scores_gemma":[0.02964863,0.004416203,0.005758384,0.04179187,0.001355559,0.004866662,0.0468822,0.5348576,0.1581112,0.0421097,0.1085584,0.02164358],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06400462,0.02010181,0.9081674,0.0004094534,0.00106749,0.001530342,0.0002075001,0.001328921,0.003182438],"genre_scores_gemma":[0.9975922,0.0009968077,0.0003775217,0.000121711,0.000214129,0.0001293329,0.0000135077,0.0001210266,0.0004337773],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9335876,"threshold_uncertainty_score":0.9998583,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1520420928","doi":"10.1109/newcas.2004.1359030","title":"A technology portable analytical model for DSM CMOS inverter short-circuit power estimation","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"CMOS; Spice; Inverter; Electronic engineering; MOSFET; Computer science; Dimension (graph theory); Semiconductor device modeling; Software portability; Power (physics); Electrical engineering; Engineering; Transistor; Mathematics; Voltage; Physics","authors":[{"name":"Shihong Deng","is_ca":true},{"name":"A.J. Al-Khalili","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03284775881531621,"gpt":0.252544039062277,"spread":0.2196962802469608,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006700701,0.000704194,0.0008298578,0.0004915678,0.0004422236,0.0002324762,0.0005337733,0.0005677567,0.00002253827],"category_scores_gemma":[0.00004907663,0.0005483025,0.0001724321,0.000820066,0.0002403192,0.0005664984,0.00003335864,0.0006593408,0.0001181411],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002972475,"about_ca_system_score_gemma":0.0001660668,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004411244,"about_ca_topic_score_gemma":0.00006564984,"domain_scores_codex":[0.9965251,0.0000474009,0.0009731039,0.000711883,0.0005826802,0.001159828],"domain_scores_gemma":[0.9982556,0.0001280481,0.0001307645,0.0009097417,0.0002536206,0.0003221892],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003555619,0.0001330236,0.0002857245,0.0001754898,0.0001954729,0.00002793125,0.001382028,0.9762327,0.0002417058,0.004672758,0.006067192,0.01055042],"study_design_scores_gemma":[0.001514374,0.0002174659,0.0001460435,0.0005649212,0.000161376,0.0002665911,0.001081696,0.991187,0.0001672569,0.001353656,0.002391919,0.0009476459],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4858617,0.004347225,0.4967213,0.0008773927,0.002447488,0.003643804,0.000444219,0.001493877,0.00416298],"genre_scores_gemma":[0.9971241,0.00006635633,0.0001064994,0.0002106695,0.0003172142,0.0002911231,0.00003800149,0.0001687327,0.001677311],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5112624,"threshold_uncertainty_score":0.9996969,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1919335306","doi":"10.1109/newcas.2004.1359028","title":"Speech recognition for game control","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Speech and Audio Processing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Université du Québec à Montréal","funders":"","keywords":"Computer science; Microcontroller; Mobile device; Embedded system; Architecture; Reduced instruction set computing; Instruction set; Computer architecture; Computer hardware; Operating system","authors":[{"name":"R. Rabenja","is_ca":true},{"name":"Samir Amine","is_ca":true},{"name":"J. Davidson","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0392184230850719,"gpt":0.2674163057209294,"spread":0.2281978826358576,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00106967,0.0004849622,0.0005925543,0.0001920636,0.0006164951,0.0007383556,0.0008140229,0.0002327492,0.0000093492],"category_scores_gemma":[0.0001073268,0.0003496416,0.0001788751,0.0005567558,0.0001515971,0.000789406,0.00004144464,0.0003957039,0.0001571173],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001082853,"about_ca_system_score_gemma":0.0002238704,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001189042,"about_ca_topic_score_gemma":0.00007510103,"domain_scores_codex":[0.9967931,0.0001540423,0.0006886598,0.0008516771,0.0005985439,0.0009140026],"domain_scores_gemma":[0.9978008,0.0003766895,0.0003611983,0.0007218068,0.0004136636,0.0003258697],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0002096473,0.0005692804,0.0003340667,0.0003435235,0.0002583451,0.0001613964,0.004224807,0.01827741,0.00132222,0.002153277,0.007533065,0.964613],"study_design_scores_gemma":[0.14387,0.01312664,0.01290847,0.03363303,0.002480975,0.02295109,0.0452906,0.0780663,0.06757846,0.1745892,0.3771124,0.02839279],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2898956,0.01062857,0.6764087,0.008451205,0.0052208,0.00410189,0.0004858338,0.0008966262,0.003910779],"genre_scores_gemma":[0.9950312,0.00007297155,0.0005533995,0.001474589,0.001392042,0.0001116986,0.0000157234,0.00005514642,0.001293189],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9362202,"threshold_uncertainty_score":0.9998956,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1677029478","doi":"10.1109/newcas.2004.1359034","title":"Q-factor estimation of fabricated MEMS parallel-plate variable capacitors in MUMPs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced MEMS and NEMS Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University","funders":"","keywords":"Capacitor; Capacitance; Microelectromechanical systems; Variable capacitor; Variable (mathematics); Quality (philosophy); Q factor; Relation (database); Electronic engineering; Computer science; Materials science; Electrical engineering; Optoelectronics; Engineering; Physics; Voltage; Mathematics","authors":[{"name":"Amro M. Elshurafa","is_ca":true},{"name":"E.I. El-Masry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02322253326729424,"gpt":0.2424889871620794,"spread":0.2192664538947851,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003040017,0.0004335137,0.0006348344,0.000268673,0.0001565533,0.00006248515,0.0003156913,0.0003251566,0.00001204194],"category_scores_gemma":[0.00006015561,0.0003269939,0.00007160389,0.0007173993,0.0001726118,0.000321014,0.00002354405,0.000525278,0.00002410849],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001787389,"about_ca_system_score_gemma":0.00005134618,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006382965,"about_ca_topic_score_gemma":0.0001524176,"domain_scores_codex":[0.9978781,0.00003171683,0.0007508658,0.0003870407,0.0003444546,0.0006078228],"domain_scores_gemma":[0.9989104,0.0001594412,0.0001880698,0.0005234476,0.00009247774,0.0001261653],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002572756,0.00008721949,0.0001256716,0.000158636,0.00006738673,0.00002037423,0.001289222,0.9812494,0.004158887,0.001432837,0.0002461689,0.01113848],"study_design_scores_gemma":[0.07212371,0.006811885,0.06549416,0.04721853,0.001627712,0.004118638,0.1309974,0.3717461,0.09273311,0.102318,0.07487234,0.02993835],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9767426,0.003543031,0.01587377,0.0001235578,0.001093639,0.000843061,0.0001652194,0.0005077607,0.001107323],"genre_scores_gemma":[0.9988735,0.0003411833,0.0002180569,0.00002261419,0.0001462698,0.0000642747,0.00001540781,0.00006783559,0.0002508111],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.6095033,"threshold_uncertainty_score":0.9999182,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1652701076","doi":"10.1109/newcas.2004.1359112","title":"Low-overhead asynchronous RISC microprocessor - a design experiment","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Microprocessor; Asynchronous communication; Computer science; Reduced instruction set computing; Embedded system; Overhead (engineering); Asynchronous system; Computer architecture; Instruction set; Computer hardware; Operating system; Synchronous circuit; Computer network; Telecommunications","authors":[{"name":"Xiangzhuan Lao","is_ca":true},{"name":"N. Saadallah","is_ca":true},{"name":"Tan Zhu","is_ca":true},{"name":"Xiaohua Kong","is_ca":true},{"name":"R. Negulescu","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02286640253798083,"gpt":0.2366097314948731,"spread":0.2137433289568923,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008233875,0.0009540085,0.0009039193,0.0002826423,0.0006121048,0.0003993765,0.0007003304,0.0003943824,0.00007592104],"category_scores_gemma":[0.00002604707,0.0007175332,0.0001718274,0.0006664207,0.000251333,0.0005392273,0.00004457142,0.0007473977,0.0007526053],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005526518,"about_ca_system_score_gemma":0.0002151585,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002076321,"about_ca_topic_score_gemma":0.00005560262,"domain_scores_codex":[0.9957996,0.0001814394,0.001015649,0.000821161,0.0008200027,0.001362147],"domain_scores_gemma":[0.9979228,0.0002036025,0.0002122287,0.00100445,0.0001902592,0.000466646],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001385618,0.0004583154,0.000105884,0.0004888722,0.0003738666,0.0001887899,0.008563768,0.9542553,0.005680367,0.0003007342,0.01537461,0.01407094],"study_design_scores_gemma":[0.07961065,0.01223842,0.007185107,0.0409221,0.003019445,0.013564,0.1112762,0.2098338,0.2711518,0.002527657,0.2085584,0.04011241],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8253606,0.04215945,0.1141332,0.0004959817,0.006417855,0.004388935,0.0003185241,0.001757274,0.004968154],"genre_scores_gemma":[0.9964836,0.0004849345,0.00010027,0.000206306,0.001116846,0.0002569119,0.00001654963,0.0002251026,0.001109433],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7444215,"threshold_uncertainty_score":0.9995276,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2120021615","doi":"10.1109/newcas.2004.1359071","title":"A 0.18μm CMOS fully differential tran-simpedance amplifier for optical receiver","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Transimpedance amplifier; CMOS; Bandwidth (computing); Differential amplifier; Physics; Electrical impedance; Electrical engineering; Low-noise amplifier; Electronic engineering; Optoelectronics; Amplifier; Computer science; Engineering; Telecommunications","authors":[{"name":"Yanjie Wang","is_ca":true},{"name":"R. Raut","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03077441961767251,"gpt":0.2487976916707365,"spread":0.218023272053064,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005641034,0.0008864791,0.0009961702,0.0002206128,0.0005010872,0.000369919,0.0006739386,0.0005312681,0.00005711769],"category_scores_gemma":[0.00007889318,0.0006686831,0.0003089112,0.0005296171,0.0003107167,0.0003681401,0.000006415095,0.0009129642,0.0001371659],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003870212,"about_ca_system_score_gemma":0.0001615809,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001419545,"about_ca_topic_score_gemma":0.0001275275,"domain_scores_codex":[0.9959354,0.0001350599,0.001038974,0.0008573291,0.0006918014,0.0013414],"domain_scores_gemma":[0.9977688,0.0004037884,0.0001619867,0.0008897122,0.0002865887,0.0004891468],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0005026602,0.0007948235,0.0003065513,0.001169456,0.001573684,0.0003161034,0.009860727,0.7891186,0.01837979,0.03495555,0.03281796,0.1102041],"study_design_scores_gemma":[0.1191946,0.01440558,0.01976546,0.03883089,0.009030581,0.01939764,0.08166478,0.1767369,0.06293917,0.04941859,0.3577646,0.05085116],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7715049,0.01511857,0.1668699,0.001165468,0.01063562,0.007059678,0.001728325,0.001936258,0.02398124],"genre_scores_gemma":[0.9958256,0.0001977198,0.00002612399,0.000173504,0.001593729,0.0003667413,0.00004671808,0.000215631,0.001554262],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.6123817,"threshold_uncertainty_score":0.9995764,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2097232115","doi":"10.1109/newcas.2004.1359116","title":"Carry free, bit parallel approximate squarers with linear complexity and constant delay","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Parameterized complexity; Constant (computer programming); Function (biology); Boolean function; Bit (key); Computer science; Simple (philosophy); Algorithm; Mathematics; Lookup table; Arithmetic","authors":[{"name":"J. M. Pierre Langlois","is_ca":true},{"name":"D. Al-Khalili","is_ca":true},{"name":"H. Al-Hetani","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04791621092080614,"gpt":0.2789545173268937,"spread":0.2310383064060876,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001052017,0.0006310709,0.0008496477,0.000153115,0.000798632,0.000479907,0.0009818739,0.0001953643,0.000006473078],"category_scores_gemma":[0.00004679776,0.000388887,0.0001099709,0.0007415326,0.0007705793,0.0004547345,0.0001711437,0.0006231504,0.00002015516],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009277881,"about_ca_system_score_gemma":0.0001812821,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009121023,"about_ca_topic_score_gemma":0.0001396794,"domain_scores_codex":[0.9961339,0.0004007454,0.0007032584,0.001041406,0.0007715645,0.0009490998],"domain_scores_gemma":[0.9973027,0.0003503959,0.0003353701,0.001202586,0.0002460155,0.0005629022],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0008303793,0.002455297,0.004852893,0.001207902,0.001434461,0.002416409,0.02522919,0.2033129,0.0003434371,0.367947,0.005216854,0.3847532],"study_design_scores_gemma":[0.06407759,0.01430326,0.01582749,0.01502632,0.001382406,0.02580041,0.06276187,0.5715073,0.0005303271,0.1167304,0.09066595,0.02138667],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08656843,0.00667057,0.8971121,0.003735494,0.00130356,0.001771328,0.0003279122,0.0004520365,0.002058545],"genre_scores_gemma":[0.9805051,0.0002246963,0.01694309,0.000928711,0.0006479557,0.00008999131,0.00001103828,0.00008414334,0.0005652896],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8939366,"threshold_uncertainty_score":0.9998563,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1850516958","doi":"10.1109/newcas.2004.1359002","title":"Technology portable delay model for DSM CMOS inverters","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Inverter; Semiconductor device modeling; Range (aeronautics); Electronic engineering; Computer science; Electrical engineering; Engineering; Voltage","authors":[{"name":"Adnan Kabbani","is_ca":true},{"name":"D. Al-Khalili","is_ca":true},{"name":"A.J. Al-Khalili","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02465329950880999,"gpt":0.2340260730157072,"spread":0.2093727735068973,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005954794,0.0006953101,0.0007733595,0.000421323,0.0005125252,0.0001801303,0.0006234664,0.0005093568,0.00001174213],"category_scores_gemma":[0.00002810155,0.0005364404,0.0001540022,0.0007414224,0.0002270755,0.0004726834,0.00003475929,0.0006265312,0.0001160072],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000281286,"about_ca_system_score_gemma":0.000161487,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001008298,"about_ca_topic_score_gemma":0.000152437,"domain_scores_codex":[0.9967637,0.00004456125,0.0008486663,0.0006565481,0.0004727482,0.001213743],"domain_scores_gemma":[0.9983094,0.0001148567,0.0001696515,0.0008945798,0.000209636,0.0003018425],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003783227,0.00009249481,0.0001973906,0.0002072117,0.000178508,0.00003313908,0.001704666,0.9724088,0.0004336873,0.00178819,0.01043378,0.01248434],"study_design_scores_gemma":[0.005242074,0.0004751646,0.0001176,0.00145282,0.0002720596,0.0007488368,0.004923118,0.9614398,0.0009453538,0.001977469,0.02007411,0.002331616],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6675392,0.01422014,0.2996664,0.001533147,0.005144322,0.004825507,0.0007263032,0.00232659,0.004018382],"genre_scores_gemma":[0.9959108,0.0002282199,0.0001279588,0.0002940964,0.0004972474,0.0003310156,0.0000274928,0.0001875439,0.002395581],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.3283716,"threshold_uncertainty_score":0.9997087,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2132805517","doi":"10.1109/newcas.2004.1359100","title":"Design of reconfigurable general finite field multiplier in GF[2/sup m/]","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Lethbridge","funders":"","keywords":"Multiplier (economics); Finite field; Very-large-scale integration; Computer science; Mathematics; Arithmetic; Embedded system; Discrete mathematics","authors":[{"name":"Hua Li","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03683872581728505,"gpt":0.2530160978105393,"spread":0.2161773719932543,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001481779,0.0004138891,0.0005872244,0.0003264953,0.0003072896,0.0002128489,0.0009833449,0.0002332454,0.00002309818],"category_scores_gemma":[0.00007886348,0.0003097069,0.0001454082,0.0009379085,0.0001543547,0.0004168193,0.0000551947,0.0004897988,0.00003581297],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005754998,"about_ca_system_score_gemma":0.0001261482,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004059404,"about_ca_topic_score_gemma":0.00007863933,"domain_scores_codex":[0.9969791,0.0004427644,0.0007754351,0.0006857883,0.0004253748,0.000691599],"domain_scores_gemma":[0.997566,0.0008468948,0.0002757814,0.0009618427,0.0001518357,0.0001975733],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001897827,0.0004459154,0.0009895933,0.0001099121,0.0001137105,0.00009971961,0.008764726,0.9019553,0.0005095497,0.02853968,0.001299795,0.05698233],"study_design_scores_gemma":[0.04800862,0.01199539,0.01394114,0.01928771,0.0006483034,0.003080888,0.03156032,0.6474853,0.01476709,0.1568127,0.03655151,0.01586096],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3924382,0.00609861,0.589098,0.001740814,0.002483423,0.002163881,0.00008147315,0.0003314489,0.005564189],"genre_scores_gemma":[0.9980692,0.0001088605,0.0002488056,0.0004631545,0.0002651717,0.00005444703,0.000003171299,0.00002970427,0.0007575465],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.6056309,"threshold_uncertainty_score":0.9999355,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1923175529","doi":"10.1109/newcas.2004.1359103","title":"Towards software model checking using MDGs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Model checking; Programming language; Java; Software engineering; Software; Schema (genetic algorithms); Metamodeling; Theoretical computer science; Machine learning","authors":[{"name":"M. Krykhtin","is_ca":true},{"name":"Yassine Mokhtari","is_ca":true},{"name":"Otmane Aı̈t Mohamed","is_ca":true},{"name":"Xiaoyu Song","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.08429744369017628,"gpt":0.3143682952937805,"spread":0.2300708516036042,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00179715,0.0005617867,0.0006019944,0.0002416502,0.000892835,0.000610869,0.001388281,0.000299331,0.000004586353],"category_scores_gemma":[0.0002015883,0.0004245556,0.0001621641,0.0008661291,0.0002225623,0.001096276,0.0001629707,0.0006265342,0.0000501768],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003371068,"about_ca_system_score_gemma":0.0003916576,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004198036,"about_ca_topic_score_gemma":0.00003066791,"domain_scores_codex":[0.9960282,0.0003081971,0.0008684666,0.0009358667,0.0009354151,0.0009237947],"domain_scores_gemma":[0.9972456,0.0001295964,0.0004436588,0.001394553,0.0004574455,0.0003291114],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000275601,0.0001746607,0.0001530659,0.0001262052,0.00007266262,0.00003452082,0.006476995,0.8776554,0.0002449737,0.0267489,0.0004460679,0.08783899],"study_design_scores_gemma":[0.002453865,0.0003155999,0.0009506414,0.002068769,0.000126659,0.001033612,0.003367405,0.9757394,0.0007452846,0.007407641,0.003635896,0.002155269],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0844299,0.00236913,0.9085743,0.0003952217,0.002197662,0.0007504017,0.00005234476,0.0003796618,0.0008513757],"genre_scores_gemma":[0.9711568,0.00007788777,0.02642333,0.0005535729,0.0008638769,0.00005490846,0.0000068084,0.00008288844,0.0007799086],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8867269,"threshold_uncertainty_score":0.9998206,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1944977865","doi":"10.1109/newcas.2004.1359059","title":"A novel technique to enhance the open loop gain of CMOS folded cascode OTA","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University","funders":"","keywords":"Phase margin; Cascode; CMOS; Operational transconductance amplifier; Transconductance; Open-loop gain; Operational amplifier; Amplifier; Biasing; Electronic engineering; Automatic gain control; Electrical engineering; Physics; Voltage; Transistor; Engineering","authors":[{"name":"Lei Ge","is_ca":true},{"name":"E.I. El-Masry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03316195073960377,"gpt":0.2784224050697654,"spread":0.2452604543301616,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001543825,0.0006332313,0.000872085,0.0001867057,0.0004516886,0.00026341,0.001358065,0.0002903285,0.00002312298],"category_scores_gemma":[0.0000700426,0.0004179464,0.0001700784,0.0008500896,0.0002110599,0.0003223121,0.00009296124,0.000651892,0.00007543826],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002010797,"about_ca_system_score_gemma":0.0001770769,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001643031,"about_ca_topic_score_gemma":0.0007398993,"domain_scores_codex":[0.9967468,0.0001969869,0.0009511932,0.0006429714,0.0005888038,0.0008732836],"domain_scores_gemma":[0.9977897,0.0003172148,0.0002272326,0.001086739,0.0002391264,0.0003399643],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002157447,0.0006925472,0.0001060934,0.0006584454,0.0007932975,0.0001630393,0.01148856,0.8203872,0.06191466,0.02798946,0.019448,0.05614295],"study_design_scores_gemma":[0.04412654,0.01283151,0.006053823,0.07006159,0.005176077,0.0200525,0.164659,0.03332549,0.2915514,0.03500191,0.2794769,0.03768328],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07028417,0.007655464,0.9022023,0.0005308418,0.001463102,0.00676704,0.0006454508,0.0004594921,0.009992138],"genre_scores_gemma":[0.9961904,0.0001087978,0.00002863112,0.0004142561,0.0004388294,0.0004221197,0.00001125999,0.0001275304,0.002258132],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9259063,"threshold_uncertainty_score":0.9998273,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1942862422","doi":"10.1109/newcas.2004.1359051","title":"An embedded DRAM for MDLNS FIR filter","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Dram; CAS latency; Universal memory; Computer science; Capacitance; Capacitor; Electronic engineering; Electrical engineering; Filter (signal processing); Embedded system; Static random-access memory; Dynamic random-access memory; Voltage; Computer hardware; Engineering; Memory controller; Semiconductor memory; Computer memory; Physics; Memory refresh","authors":[{"name":"Wenjing Zhang","is_ca":true},{"name":"G.A. Jullien","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05217106442166283,"gpt":0.3038007150743288,"spread":0.251629650652666,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0007331147,0.0004840293,0.0004767108,0.00018282,0.0006029244,0.001220582,0.001066167,0.0001602751,0.0000145563],"category_scores_gemma":[0.0000321265,0.0003517877,0.0001573012,0.0004670536,0.0001230003,0.001550922,0.00005733978,0.000245981,0.00009015164],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00011441,"about_ca_system_score_gemma":0.0001659035,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001496693,"about_ca_topic_score_gemma":0.00008746617,"domain_scores_codex":[0.9968166,0.0001727614,0.0007157381,0.0008572553,0.0005889139,0.0008486834],"domain_scores_gemma":[0.9977996,0.0002303659,0.0002663959,0.001063764,0.0002616167,0.000378263],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0004043861,0.002709202,0.0007554885,0.0005965862,0.0006458415,0.0002033037,0.03890656,0.09376232,0.003335573,0.1499901,0.08453899,0.6241516],"study_design_scores_gemma":[0.0592067,0.02276243,0.01879451,0.008026741,0.001029548,0.005178299,0.07350421,0.2355389,0.008194024,0.08588489,0.4620852,0.01979445],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1904255,0.001587638,0.7900326,0.003045508,0.003992708,0.004286586,0.0007627023,0.0007665446,0.005100184],"genre_scores_gemma":[0.9951333,0.00002046647,0.0003393634,0.00121435,0.0007742554,0.0001709198,0.0000635789,0.00005541695,0.002228319],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8047078,"threshold_uncertainty_score":0.9998934,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1946142907","doi":"10.1109/newcas.2004.1359056","title":"Asynchronous ADC/microprocessor interface","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Interfacing; Asynchronous communication; Microprocessor; Interface (matter); Computer science; Chip; Embedded system; Computer hardware; Sampling (signal processing); Front and back ends; Operating system; Telecommunications; Detector","authors":[{"name":"Tao Zhu","is_ca":true},{"name":"Xiaohua Kong","is_ca":true},{"name":"R. Negulescu","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02066234749064549,"gpt":0.2384291523008985,"spread":0.217766804810253,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006800383,0.0007595986,0.0007957018,0.0002166953,0.0005198303,0.0003002303,0.0006074453,0.0003721883,0.00005474642],"category_scores_gemma":[0.00003666377,0.0005739621,0.0001831284,0.0005434113,0.0002589152,0.0003286245,0.00003126683,0.0008697717,0.0004918809],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002938351,"about_ca_system_score_gemma":0.0001439576,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002944313,"about_ca_topic_score_gemma":0.0001752823,"domain_scores_codex":[0.9966893,0.000151248,0.0008264053,0.0006898739,0.0005589506,0.001084251],"domain_scores_gemma":[0.9982917,0.0001945524,0.0001718044,0.0007145187,0.0002036783,0.000423747],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00009652023,0.0003523456,0.0001910322,0.0007019259,0.000615914,0.0002803323,0.008449613,0.8900485,0.003068232,0.00791486,0.01682488,0.07145586],"study_design_scores_gemma":[0.05677456,0.00954614,0.008032786,0.03784167,0.004671415,0.02511894,0.1920107,0.03782365,0.03254428,0.03405618,0.5224983,0.03908139],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.4535724,0.07650705,0.4357272,0.0004034899,0.006169294,0.002951819,0.0006065408,0.002093141,0.02196903],"genre_scores_gemma":[0.9963194,0.0003824654,0.000005922166,0.0002294401,0.001044016,0.00007834969,0.0000173774,0.0001641426,0.00175892],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8522248,"threshold_uncertainty_score":0.9996712,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109371939","doi":"10.1109/newcas.2004.1359084","title":"Cache coherence support in a split-transaction bus for prototyping of system-on-chip multiprocessors","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Cache coherence; Bus sniffing; MESI protocol; System bus; Embedded system; Cache; VHDL; Control bus; Back-side bus; Address bus; Local bus; Computer hardware; Cache algorithms; Operating system; CPU cache; Field-programmable gate array","authors":[{"name":"J. Reed","is_ca":true},{"name":"Naraig Manjikian","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03652958269455215,"gpt":0.2806579422214046,"spread":0.2441283595268525,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00133664,0.0004044154,0.0006127867,0.0002973988,0.0003481436,0.0001838099,0.0007625878,0.0002239522,0.000001555529],"category_scores_gemma":[0.00004978548,0.0003065809,0.000120874,0.0007622664,0.0001167945,0.0003288673,0.00002958939,0.0003673406,0.000009612107],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001778031,"about_ca_system_score_gemma":0.000234317,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004372919,"about_ca_topic_score_gemma":0.0000887216,"domain_scores_codex":[0.9970806,0.0002058361,0.0009028153,0.0007255072,0.0004974811,0.0005878189],"domain_scores_gemma":[0.9981071,0.0002867982,0.0004583526,0.0006616834,0.000327455,0.0001586166],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002610386,0.0006165589,0.0006287881,0.001538618,0.00009550213,0.00003947558,0.01004876,0.9219112,0.0001675118,0.01373076,0.000377938,0.05058386],"study_design_scores_gemma":[0.02261695,0.00665873,0.00707575,0.03379503,0.0002748226,0.001692033,0.02059137,0.8824855,0.007239481,0.003169738,0.008083629,0.006316973],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.132365,0.001429948,0.8574442,0.0005263633,0.001012731,0.005154951,0.0001014545,0.0006193148,0.001345959],"genre_scores_gemma":[0.9980266,0.00003591176,0.0009305484,0.0001102719,0.0001726909,0.000368572,0.000008669129,0.00003656812,0.0003101781],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8656616,"threshold_uncertainty_score":0.9999386,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2129114152","doi":"10.1109/newcas.2004.1359102","title":"A user-configurable framework for testing prototype system-on-chip implementations","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Embedded system; Implementation; System on a chip; Computer architecture; Software; Microprocessor; Field-programmable gate array; Multiprocessing; Operating system; Software engineering","authors":[{"name":"Naraig Manjikian","is_ca":true},{"name":"N. Cordeiro","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06377102180019302,"gpt":0.3156278445915957,"spread":0.2518568227914026,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.002097486,0.0007452825,0.0008707469,0.0003449773,0.001391294,0.0009576975,0.001509414,0.0003717438,0.000005741417],"category_scores_gemma":[0.0002970052,0.0005535202,0.0002064816,0.001167101,0.0001499764,0.0006171226,0.00007973872,0.0006909528,0.00009904584],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003963585,"about_ca_system_score_gemma":0.0003962509,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000632234,"about_ca_topic_score_gemma":0.0000746794,"domain_scores_codex":[0.994873,0.0004588666,0.001306989,0.001225653,0.000908605,0.001226906],"domain_scores_gemma":[0.9949663,0.001614536,0.0007076642,0.001692923,0.0006281736,0.0003903855],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0001814914,0.0006434976,0.0008535484,0.001548922,0.0003960966,0.0001438015,0.009689036,0.0361632,0.0007984777,0.913465,0.009268236,0.02684865],"study_design_scores_gemma":[0.04661956,0.03912529,0.006567682,0.1429256,0.002101797,0.01596883,0.1562934,0.1559406,0.01860426,0.2192912,0.1653489,0.03121286],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02138237,0.001517941,0.9549366,0.001422729,0.002366836,0.01140481,0.0003641322,0.001787492,0.004817056],"genre_scores_gemma":[0.9904056,0.00001095529,0.004789639,0.0004717173,0.001034747,0.002247532,0.00001434618,0.0001174127,0.0009080732],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9690232,"threshold_uncertainty_score":0.9999087,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2162743530","doi":"10.1109/newcas.2004.1359057","title":"Synchronous to asynchronous conversion using GasP control","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Datapath; Asynchronous communication; Computer science; Asynchronous circuit; Electronic circuit; Sequential logic; Synchronous circuit; Clock signal; Logic synthesis; Logic gate; Parallel computing; Algorithm; Engineering; Electrical engineering; Computer network; Jitter","authors":[{"name":"Xiangzhuan Lao","is_ca":true},{"name":"Xiaohua Kong","is_ca":true},{"name":"R. Negulescu","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01810573390262057,"gpt":0.2309787639817341,"spread":0.2128730300791136,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007296889,0.0007930718,0.0008917582,0.0003445811,0.0006342614,0.0002985625,0.0005590221,0.0003473791,0.00004936958],"category_scores_gemma":[0.00003014034,0.0006224539,0.0001614686,0.0006765944,0.0001806946,0.0004709432,0.00003909393,0.0006430967,0.0005344905],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007372077,"about_ca_system_score_gemma":0.0001849027,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004412385,"about_ca_topic_score_gemma":0.00008067179,"domain_scores_codex":[0.9962823,0.0001536911,0.0008616872,0.0007068508,0.0007247733,0.001270683],"domain_scores_gemma":[0.9979659,0.0001965269,0.0001671587,0.0008842115,0.0002070093,0.0005791529],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00007448492,0.000111938,0.0004192021,0.0002123256,0.0001956954,0.0001194134,0.00244142,0.9864548,0.001364179,0.0001774122,0.002326863,0.006102197],"study_design_scores_gemma":[0.06196371,0.007260159,0.01466331,0.02218678,0.00300694,0.0108979,0.04551701,0.6901027,0.008780944,0.0005624932,0.1130696,0.02198841],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.924831,0.00644407,0.05929896,0.000333657,0.004315769,0.002242904,0.0002392845,0.0007401159,0.001554235],"genre_scores_gemma":[0.9976404,0.0001225288,0.00004838571,0.0004069261,0.001216715,0.00006790733,0.0000120378,0.0001795744,0.0003055724],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2963521,"threshold_uncertainty_score":0.9996227,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1842616663","doi":"10.1109/newcas.2004.1359015","title":"SynAbs: model reduction tool for verilog verification","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Model checking; Reduction (mathematics); Computer science; Partial order reduction; State space; Verilog; Formal verification; State (computer science); Programming language; Functional verification; Algorithm; Theoretical computer science; Computer engineering; Embedded system; Field-programmable gate array; Mathematics","authors":[{"name":"Mohamed H. Zaki","is_ca":true},{"name":"Yassine Mokhtari","is_ca":true},{"name":"S. Tabar","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05677783964006631,"gpt":0.300821398439769,"spread":0.2440435587997027,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001727347,0.0004319202,0.0004456685,0.0001954221,0.0007813823,0.0004308932,0.0009441788,0.0002699794,0.000002450026],"category_scores_gemma":[0.0001331275,0.0003388925,0.000141398,0.0005985313,0.0001844682,0.001064149,0.00005320486,0.0003601917,0.00005445143],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002825275,"about_ca_system_score_gemma":0.0002241107,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008583414,"about_ca_topic_score_gemma":0.0000065902,"domain_scores_codex":[0.9968202,0.0002329522,0.0007963245,0.0008985195,0.0005921611,0.000659855],"domain_scores_gemma":[0.9975052,0.0001432158,0.0004225693,0.001342191,0.0004001899,0.0001865894],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001693423,0.0003927511,0.00002973696,0.0002304583,0.0001102172,0.000007729786,0.008141961,0.694406,0.001926177,0.1863096,0.003491989,0.104784],"study_design_scores_gemma":[0.005628112,0.001272816,0.001420533,0.001527453,0.0002309336,0.001375145,0.007213929,0.9386115,0.002834526,0.02150814,0.01529765,0.00307925],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06802859,0.00125966,0.9239923,0.0009670809,0.002731713,0.00181402,0.00009494507,0.0003352983,0.00077636],"genre_scores_gemma":[0.9890012,0.00009579155,0.008197846,0.000191004,0.0007843918,0.0003567708,0.0000247332,0.00005634964,0.001291931],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9209726,"threshold_uncertainty_score":0.9999063,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1890393032","doi":"10.1109/newcas.2004.1359111","title":"A fast adaptive heuristic for FPGA placement","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; Computer science; Simulated annealing; Heuristic; Computation; Routing (electronic design automation); Placement; Compiler; Compile time; Parallel computing; Convergence (economics); Embedded system; Computer engineering; Algorithm; Physical design; Artificial intelligence; Circuit design","authors":[{"name":"Peng Du","is_ca":true},{"name":"Gary Gréwal","is_ca":true},{"name":"Shawki Areibi","is_ca":true},{"name":"D.K. Banerji","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03304179201785912,"gpt":0.2513717674783745,"spread":0.2183299754605154,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005765245,0.0005967291,0.0006389274,0.0001854391,0.0004234083,0.0001924787,0.0003754734,0.0002635725,0.00001671209],"category_scores_gemma":[0.00002983054,0.000448745,0.0001661291,0.000322351,0.0001424592,0.0002005595,0.00002519995,0.0004379335,0.00006543215],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002464924,"about_ca_system_score_gemma":0.00007713465,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001225755,"about_ca_topic_score_gemma":0.00008670638,"domain_scores_codex":[0.9974169,0.0000895297,0.0006779446,0.0005338523,0.0004427713,0.0008390397],"domain_scores_gemma":[0.9985884,0.0002467415,0.0001384217,0.0005663969,0.0001767246,0.0002833173],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0003056313,0.000479822,0.00009406762,0.0007452911,0.0006677901,0.0001244687,0.009412989,0.8551292,0.0007451864,0.007070871,0.04494499,0.08027971],"study_design_scores_gemma":[0.05661081,0.01762287,0.003909463,0.03016131,0.003716472,0.005805988,0.1756875,0.2712077,0.01407041,0.02194221,0.371578,0.02768717],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1372743,0.02595139,0.7980199,0.0009346697,0.005765771,0.01017152,0.002357578,0.003505344,0.01601943],"genre_scores_gemma":[0.9965587,0.0001946269,0.00008661805,0.0001626099,0.0008933501,0.0004181162,0.00002762846,0.0001341953,0.001524193],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8592843,"threshold_uncertainty_score":0.9997965,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1912648079","doi":"10.1109/newcas.2004.1359046","title":"A worst-case circuit delay verification technique considerino power grid voltage variations","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Benchmark (surveying); Delay calculation; Very-large-scale integration; Logic gate; Process (computing); Power (physics); Electronic engineering; Circuit extraction; Physical design; Asynchronous circuit; Circuit design; Electronic circuit; Voltage; Propagation delay; Equivalent circuit; Algorithm; Electrical engineering; Synchronous circuit; Engineering; Embedded system; Clock signal","authors":[{"name":"D. Kouroussis","is_ca":true},{"name":"Rubil Ahmadi","is_ca":true},{"name":"Farid N. Najm","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0241833421204715,"gpt":0.2321041930366514,"spread":0.2079208509161799,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009846273,0.0007579749,0.0006942045,0.000397572,0.000744202,0.0003578044,0.0004600019,0.0004561748,0.00006619428],"category_scores_gemma":[0.00005788885,0.0006227217,0.0001606742,0.000933798,0.0002303964,0.0006328713,0.00003457291,0.0008659863,0.0003058212],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004046676,"about_ca_system_score_gemma":0.0001842897,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003005847,"about_ca_topic_score_gemma":0.0001472339,"domain_scores_codex":[0.996472,0.000145644,0.001052486,0.0007342375,0.0006111554,0.0009844569],"domain_scores_gemma":[0.9976158,0.0002615746,0.0002450668,0.001198622,0.0002812218,0.0003977231],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001550762,0.00108337,0.001025042,0.0009365929,0.001215053,0.003901808,0.02267743,0.8737885,0.01417715,0.03409635,0.02744409,0.01949956],"study_design_scores_gemma":[0.04901515,0.006244757,0.01787764,0.02251138,0.004394375,0.1990759,0.08184545,0.1135169,0.01939351,0.01700041,0.4304594,0.03866515],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4777926,0.008554286,0.4811446,0.0007841221,0.009299844,0.007470767,0.001293891,0.003173013,0.01048684],"genre_scores_gemma":[0.9976141,0.0001200082,0.00006887022,0.000176284,0.0007661076,0.0004446778,0.00004258446,0.0001784984,0.0005888407],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7602716,"threshold_uncertainty_score":0.9996224,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1860659301","doi":"10.1109/newcas.2004.1359074","title":"A high speed 512-bit modular multiplier for a RSA chip","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Modular exponentiation; Computer science; Encryption; Arithmetic; Multiplier (economics); Modular design; Chip; Modular arithmetic; Binary number; Parallel computing; Exponentiation; Cryptography; Computer hardware; Algorithm; Public-key cryptography; Mathematics","authors":[{"name":"Jiang Shao","is_ca":true},{"name":"Skander Kort","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02642108040271294,"gpt":0.2502967153229758,"spread":0.2238756349202629,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001010872,0.0006632489,0.0007834823,0.0003423748,0.001001154,0.000613032,0.001273897,0.0003176997,0.000008484159],"category_scores_gemma":[0.00006237559,0.0004588194,0.0003488814,0.0009878412,0.0002896925,0.0004873586,0.0001117758,0.0005291807,0.00007439879],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001016997,"about_ca_system_score_gemma":0.0001755755,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000654844,"about_ca_topic_score_gemma":0.0001697295,"domain_scores_codex":[0.9959364,0.0002113397,0.0008231205,0.001134014,0.0007659579,0.001129184],"domain_scores_gemma":[0.9971759,0.0003959637,0.0003299021,0.001352904,0.0003018278,0.0004434852],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005170312,0.002807135,0.001478584,0.000905298,0.001397616,0.0005310146,0.02486534,0.5829934,0.002374671,0.2043837,0.0103025,0.1674437],"study_design_scores_gemma":[0.1123477,0.0125401,0.07104243,0.01938231,0.002762723,0.01052924,0.04239722,0.2988437,0.006441333,0.1436583,0.2519981,0.02805685],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7015517,0.01126927,0.2693599,0.005487173,0.005433904,0.00466734,0.00040547,0.0007544716,0.001070768],"genre_scores_gemma":[0.9962607,0.00009916761,0.0005523742,0.0005840703,0.001090564,0.000114954,0.00001618801,0.00007009294,0.001211906],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.294709,"threshold_uncertainty_score":0.9997864,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2172219312","doi":"10.1109/newcas.2004.1359038","title":"Performance of probabilistic approaches to Steiner tree problem","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Steiner tree problem; Heuristics; Computer science; Probabilistic logic; Heuristic; Class (philosophy); Tree (set theory); Mathematical optimization; Automation; Theoretical computer science; Algorithm; Artificial intelligence; Mathematics; Engineering; Combinatorics","authors":[{"name":"Jiang Zhao","is_ca":true},{"name":"Chunhong Chen","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06073061505041603,"gpt":0.2267560268984838,"spread":0.1660254118480677,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006191143,0.000495669,0.0006378069,0.0002116458,0.0001973274,0.00009708163,0.000426398,0.0002204066,0.000008465794],"category_scores_gemma":[0.00001898045,0.0003490742,0.0001052998,0.0005512002,0.0001468129,0.0002215393,0.0000314193,0.0003842362,0.00004389082],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001340469,"about_ca_system_score_gemma":0.00006622601,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00009615313,"about_ca_topic_score_gemma":0.00008290565,"domain_scores_codex":[0.99761,0.00008465948,0.0007423427,0.0004537956,0.0004681346,0.000641006],"domain_scores_gemma":[0.9987658,0.00009740206,0.0001295134,0.000641472,0.0001170826,0.0002487402],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009242236,0.0003263546,0.0009682726,0.001480263,0.0002047117,0.00002272063,0.006452213,0.8958222,0.001271946,0.003160803,0.003784975,0.08641311],"study_design_scores_gemma":[0.04119312,0.02859202,0.05131631,0.07399905,0.00389892,0.007091,0.07382948,0.4837556,0.0468457,0.01278018,0.13883,0.03786861],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9711527,0.003428196,0.007521391,0.0003531831,0.0006422459,0.002948262,0.0001604586,0.0007664237,0.01302719],"genre_scores_gemma":[0.9980541,0.00008924251,0.0001169511,0.00005310967,0.0003661845,0.000219803,0.00001005452,0.00009527113,0.0009952743],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4120666,"threshold_uncertainty_score":0.9998961,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1881977259","doi":"10.1109/newcas.2004.1359098","title":"Characterization of stress induced defects in deep sub-micron MOSFETS","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Materials science; Optoelectronics; Characterization (materials science); Parasitic extraction; Channel (broadcasting); CMOS; Gate oxide; Stress (linguistics); Breakdown voltage; MOSFET; Threshold voltage; Voltage; Electrical engineering; Metal gate; Power MOSFET; Logic gate; Electronic engineering; Transistor; Engineering; Nanotechnology","authors":[{"name":"Seyed Mohammad Hashemi","is_ca":true},{"name":"Mohamad Sawan","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02137886775576947,"gpt":0.2297608295927903,"spread":0.2083819618370208,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003514756,0.0003966966,0.0005837224,0.0002026669,0.0001103792,0.0001254412,0.0002532414,0.0002507921,0.00001429919],"category_scores_gemma":[0.00001786327,0.0003100353,0.00006863561,0.0003925602,0.00006542286,0.00030487,0.00002132893,0.0002731493,0.00002588469],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001094488,"about_ca_system_score_gemma":0.00004614485,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000367438,"about_ca_topic_score_gemma":0.0005101305,"domain_scores_codex":[0.9980004,0.0001152626,0.0007099049,0.0003619477,0.0003120779,0.0005003866],"domain_scores_gemma":[0.9990842,0.00008125092,0.0001887597,0.0004048234,0.000102836,0.0001380863],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00006346255,0.0002150838,0.003127269,0.0007217114,0.0001057428,0.0000426881,0.005614726,0.1158944,0.8676739,0.0003541461,0.00005256659,0.006134324],"study_design_scores_gemma":[0.01481547,0.001165551,0.1706446,0.01542482,0.000451525,0.0007106256,0.02290237,0.01105151,0.7532604,0.0006012123,0.002718964,0.006252914],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.995287,0.001904631,0.0001550545,0.00003984787,0.001444374,0.0006068717,0.0001696897,0.0001243167,0.0002682367],"genre_scores_gemma":[0.9991145,0.0002285789,0.000001562521,0.00005249359,0.0004010753,0.0000379294,0.00005304755,0.00007273333,0.00003808411],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1675173,"threshold_uncertainty_score":0.9999352,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}