{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":39,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":39,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"856371b91185","filters":{"venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004."}},"results":[{"id":"W1671315370","doi":"10.1109/newcas.2004.1359095","title":"High voltage charge pump using standard CMOS technology","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Innovative Energy Harvesting Technologies","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; Dalsa Corporation","funders":"","keywords":"Charge pump; CMOS; Voltage; Electrical engineering; Materials science; Charge (physics); Electronic circuit; Optoelectronics; High voltage; Engineering; Physics; Capacitor","authors":[{"name":"Jean‐François Richard","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02787324244440681,"gpt":0.2480072230289276,"spread":0.2201339805845207,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001733621,0.0003427511,0.0003583625,0.0002764171,0.0002988196,0.001024589,0.0007989077,0.0005357455,0.00416448],"category_scores_gemma":[0.0005371149,0.0002384223,0.0002585484,0.0004982884,0.0002622653,0.0009678847,0.0004686003,0.0006908315,0.002633539],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004557593,"about_ca_system_score_gemma":0.0004911291,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004709786,"about_ca_topic_score_gemma":0.0006884017,"domain_scores_codex":[0.9996475,0.00001865165,0.00002112403,0.00007367205,0.0001992198,0.00003980648],"domain_scores_gemma":[0.9997883,0.00002429814,0.0000328032,0.00003590273,0.0001094149,0.000009271885],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001603349,0.00006406209,0.0007293176,0.0004421304,0.00005516643,0.0002382048,0.0001691976,0.001084199,0.8296911,0.01977736,0.006694096,0.1408948],"study_design_scores_gemma":[0.00006815691,0.0005847815,0.001285216,0.0000543415,0.00006069875,0.001839089,0.00004324515,0.01240266,0.8756582,0.003166496,0.1047878,0.00004930257],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1449525,0.005040493,0.7787465,0.001173392,0.0009894944,0.0005492833,0.001234377,0.009062834,0.05825113],"genre_scores_gemma":[0.6603792,0.002658305,0.3032783,0.0004903023,0.00015449,0.0002626126,0.0005948804,0.0002087229,0.03197327],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00416448,"threshold_uncertainty_score":0.01393157,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1656104036","doi":"10.1109/newcas.2004.1359047","title":"An efficient, low-complexity, normalized LMS algorithm for echo cancellation","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Adaptive Filtering Techniques","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Echo (communications protocol); Algorithm; Computer science; Teleconference; Adaptive filter; Least mean squares filter; Filter (signal processing); Telecommunications","authors":[{"name":"Abhishek Tandon","is_ca":true},{"name":"M. Omair Ahmad","is_ca":true},{"name":"M.N.S. Swamy","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03689725271583761,"gpt":0.2827494242252918,"spread":0.2458521715094542,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000473423,0.0007264394,0.0005195108,0.000550097,0.0004210793,0.000587764,0.0009741877,0.0009381513,0.003330785],"category_scores_gemma":[0.002348949,0.000281747,0.0003481459,0.0008037929,0.000441683,0.001362759,0.0006304798,0.001120503,0.002697654],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004473333,"about_ca_system_score_gemma":0.001334845,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001571794,"about_ca_topic_score_gemma":0.003162714,"domain_scores_codex":[0.9994909,0.00008844177,0.00003292778,0.00007678796,0.0002922028,0.00001889737],"domain_scores_gemma":[0.9996166,0.0001266039,0.00003505438,0.00004205002,0.0001662184,0.00001344812],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001055497,0.00005218232,0.0003256268,0.0001832505,0.00004532071,0.00007627442,0.00008045742,0.06064189,0.04732069,0.01972287,0.01084711,0.8605989],"study_design_scores_gemma":[0.00007260351,0.0001654378,0.0005563608,0.00004525086,0.00003582831,0.0005558445,0.00003215527,0.9013201,0.03075096,0.01226601,0.0541357,0.00006368851],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0010573,0.0003570742,0.9968341,0.000102896,0.0001037625,0.00002492577,0.00002167547,0.0004072739,0.001091098],"genre_scores_gemma":[0.03404431,0.0009023717,0.9556408,0.0001357533,0.0001621127,0.0001506685,0.0002166031,0.0001000308,0.008647436],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.003330785,"threshold_uncertainty_score":0.01114261,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1908083067","doi":"10.1109/newcas.2004.1359086","title":"A precision CMOS analog cubing circuit","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Centroid; Computer science; Voltage; Power (physics); Electronic circuit; Electronic engineering; Electrical engineering; Engineering; Physics","authors":[{"name":"Findlay Shearer","is_ca":true},{"name":"Leonard MacEachern","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03071631060119356,"gpt":0.239590755842104,"spread":0.2088744452409104,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000275246,0.0004383861,0.0003674599,0.0003576594,0.000619776,0.0009579134,0.001033287,0.0005758985,0.01149026],"category_scores_gemma":[0.000761101,0.0002121097,0.0002158735,0.0004923928,0.0002791026,0.0008041779,0.000532298,0.0004713536,0.002024146],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006815724,"about_ca_system_score_gemma":0.0006364253,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001456567,"about_ca_topic_score_gemma":0.001593794,"domain_scores_codex":[0.9996346,0.000041,0.00001734753,0.00009069369,0.0001678955,0.00004840845],"domain_scores_gemma":[0.9996579,0.00006051469,0.00003520814,0.00005730323,0.0001626698,0.00002646279],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0006547149,0.00007829006,0.001327138,0.0005119779,0.00004961548,0.0005849241,0.0002166756,0.009161144,0.3771624,0.02710456,0.02636899,0.5567795],"study_design_scores_gemma":[0.0002503413,0.002278172,0.002910779,0.0001603274,0.0002619856,0.00748138,0.0001832726,0.1669067,0.4838102,0.01291712,0.3226564,0.0001832984],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06697644,0.001665996,0.8671607,0.00136212,0.0006230244,0.0003905742,0.0008666703,0.01944052,0.04151392],"genre_scores_gemma":[0.6690826,0.0005227192,0.308585,0.001293945,0.0002188717,0.0001627469,0.000597263,0.0002721477,0.01926474],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01149026,"threshold_uncertainty_score":0.03843874,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1864353221","doi":"10.1109/newcas.2004.1359104","title":"Built-in self-test design of motion estimation computing array","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"Harbin Institute of Technology","keywords":"Verilog; VHDL; Computer science; Field-programmable gate array; Encoder; Hardware description language; Motion estimation; Reliability (semiconductor); Embedded system; Computer architecture; Coding (social sciences); Built-in self-test; Logic simulation; Logic synthesis; Computer hardware; Computer engineering; Logic gate; Algorithm","authors":[{"name":"Lin Li","is_ca":false},{"name":"Mingzeng Hu","is_ca":true},{"name":"Otmane Aı̈t Mohamed","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03697777084458286,"gpt":0.2645118536684934,"spread":0.2275340828239105,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002235167,0.0003088794,0.0002326232,0.0004383309,0.0002413713,0.0004599548,0.001041879,0.000301929,0.002280053],"category_scores_gemma":[0.0005604658,0.000155177,0.0002057711,0.0001491075,0.0002499934,0.0004053263,0.0002200641,0.000250583,0.0003661823],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004563494,"about_ca_system_score_gemma":0.0004519025,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007489723,"about_ca_topic_score_gemma":0.0008350353,"domain_scores_codex":[0.9996508,0.00008358378,0.0000222462,0.00005955988,0.0001204283,0.00006323794],"domain_scores_gemma":[0.9995085,0.0001138348,0.00008973541,0.00006613987,0.0001872685,0.00003451936],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001209881,0.0004033781,0.009639747,0.0005846899,0.0001894899,0.001322392,0.0005463767,0.09600729,0.5855044,0.03056377,0.005749457,0.2682792],"study_design_scores_gemma":[0.000188575,0.002050117,0.00307596,0.00004305996,0.000124392,0.001343188,0.00007352573,0.4426884,0.5322463,0.003243388,0.01487574,0.00004733932],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.2100636,0.0004691537,0.7751044,0.0003062534,0.0001345392,0.0002800809,0.0001771649,0.00366264,0.00980218],"genre_scores_gemma":[0.9064373,0.00009218747,0.09008083,0.0001787549,0.00003424904,0.0001166373,0.0001689985,0.00009854119,0.002792444],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.002280053,"threshold_uncertainty_score":0.007627547,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1835309263","doi":"10.1109/newcas.2004.1359089","title":"A novel gain boosting technique for design of low power narrow-band RFCMOS LNAs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Cascode; Noise figure; Amplifier; Power gain; Electronic engineering; Boosting (machine learning); High-gain antenna; Electrical engineering; Low-noise amplifier; Negative resistance; Power consumption; Power (physics); Engineering; Computer science; Physics; CMOS; Voltage","authors":[{"name":"S. Asgaran","is_ca":true},{"name":"M. Jamal Deen","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03491547597863705,"gpt":0.247766979857027,"spread":0.21285150387839,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001797904,0.000453421,0.0002448105,0.0002894637,0.0001990715,0.0003678462,0.0007040241,0.0003818952,0.0007253443],"category_scores_gemma":[0.0002523671,0.0002392768,0.0002792173,0.0002331321,0.0001948345,0.0003771846,0.00020798,0.0002966051,0.0004221045],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003660422,"about_ca_system_score_gemma":0.0002942544,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003104956,"about_ca_topic_score_gemma":0.0006557973,"domain_scores_codex":[0.9998294,0.00002059562,0.000006611427,0.00003333878,0.00009139562,0.00001870643],"domain_scores_gemma":[0.9998878,0.00001734723,0.00002866757,0.00001299401,0.00004635586,0.000006715742],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00005496286,0.0000179896,0.0002641347,0.00008530352,0.00001797699,0.0001185208,0.0000573069,0.006855528,0.947289,0.004707255,0.0004624457,0.04006951],"study_design_scores_gemma":[0.00006914619,0.0006423959,0.001141162,0.00003635702,0.00008386532,0.001018552,0.00002597987,0.134775,0.830592,0.002233732,0.02934329,0.000038599],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09743819,0.001317138,0.8864008,0.0002678795,0.0001100911,0.0001323094,0.00006250528,0.001873837,0.01239719],"genre_scores_gemma":[0.682691,0.0008125713,0.310205,0.0001251899,0.00007856937,0.0001560864,0.00008692716,0.0001302872,0.005714319],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.0007253443,"threshold_uncertainty_score":0.002655864,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2103799265","doi":"10.1109/newcas.2004.1359003","title":"A normalized intrinsic delay model of static CMOS complex gates for deep submicron technologies","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Logic gate; Transistor; Computer science; Electronic engineering; Topology (electrical circuits); Series (stratigraphy); Algorithm; Electrical engineering; Engineering; Voltage","authors":[{"name":"Jingyue Xue","is_ca":true},{"name":"D. Al-Khalili","is_ca":true},{"name":"C. Rozon","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04739045949360839,"gpt":0.2655859688484093,"spread":0.2181955093548009,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002756226,0.0006128066,0.000281213,0.0004070483,0.0002134961,0.0005660202,0.001062633,0.0004028178,0.001234463],"category_scores_gemma":[0.00133164,0.0002150351,0.0003836138,0.0003947323,0.0002942151,0.001229139,0.0002631427,0.0005464751,0.0004455409],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001229569,"about_ca_system_score_gemma":0.0007719175,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003376335,"about_ca_topic_score_gemma":0.003670711,"domain_scores_codex":[0.9997986,0.00002814795,0.0000100509,0.00004931989,0.00009215601,0.00002177795],"domain_scores_gemma":[0.9996105,0.0001472778,0.00006103855,0.00007191618,0.00009565458,0.00001369907],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004606462,0.00001706312,0.0007748476,0.00005165082,0.00001704196,0.00007406332,0.00006089658,0.9190876,0.03450552,0.02369985,0.0005865836,0.02107881],"study_design_scores_gemma":[0.000001771155,0.00002245781,0.0001612825,0.000002814666,0.000006548971,0.00004733466,0.000004167152,0.991179,0.00465211,0.002421481,0.001495625,0.000005291732],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.05088442,0.0003345821,0.944186,0.00007054018,0.00003168193,0.00002510675,0.0002285173,0.00072361,0.003515653],"genre_scores_gemma":[0.8502493,0.0007754955,0.1423792,0.00009285932,0.00003038012,0.00008838983,0.0004212717,0.0002577611,0.005705416],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.003376335,"threshold_uncertainty_score":0.008921206,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2166419724","doi":"10.1109/newcas.2004.1358997","title":"An investigation into transistor-based adiabatic logic styles","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Adiabatic process; Pass transistor logic; Transistor; CMOS; Logic gate; Adiabatic circuit; Electronic engineering; Power (physics); Computer science; Logic family; Electrical engineering; Logic synthesis; Engineering; Physics; Voltage","authors":[{"name":"Muhammad Arsalan","is_ca":true},{"name":"M. Shams","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02373154766580915,"gpt":0.2367088297914179,"spread":0.2129772821256087,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003409898,0.0001793386,0.0001637816,0.0004315007,0.0002904999,0.0006388376,0.0008875901,0.0002272628,0.002786544],"category_scores_gemma":[0.001676468,0.000128194,0.0002635281,0.0007488874,0.0002999562,0.001102832,0.0002917431,0.0002568999,0.0003249218],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004002973,"about_ca_system_score_gemma":0.0003160344,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005256873,"about_ca_topic_score_gemma":0.0009667441,"domain_scores_codex":[0.9996519,0.00006620061,0.00002554491,0.00006010012,0.0001447691,0.00005149929],"domain_scores_gemma":[0.9989329,0.0003584271,0.0001746651,0.0002160501,0.0002825998,0.00003536834],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001072212,0.0002350717,0.01499502,0.000585818,0.0002015419,0.0006853346,0.0006248341,0.1488855,0.3118759,0.1097545,0.00474164,0.4063426],"study_design_scores_gemma":[0.0001352847,0.00353732,0.0130188,0.00009879418,0.0006095232,0.002463851,0.0004705608,0.7080159,0.1883105,0.03687618,0.04635239,0.0001108285],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8412412,0.002944423,0.116842,0.0002906177,0.0001196329,0.0001360602,0.0002864116,0.0009295759,0.03721011],"genre_scores_gemma":[0.9749861,0.0008347295,0.021757,0.00008269762,0.0000302383,0.00002431537,0.0001092624,0.0000579827,0.002117761],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.002786544,"threshold_uncertainty_score":0.009321928,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2154466711","doi":"10.1109/newcas.2004.1359107","title":"Shunt-peaking of MCML gates using active inductors","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Inductor; Shunt (medical); Resistor; CMOS; Electronic engineering; Electronic circuit; Logic gate; Electrical engineering; Computer science; Materials science; Engineering; Voltage; Medicine","authors":[{"name":"Hung Tien Bui","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04037178147363803,"gpt":0.2561930679018913,"spread":0.2158212864282533,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001395162,0.0002984637,0.000196174,0.0002413209,0.0002468499,0.0005127594,0.0007592284,0.0002330618,0.001654871],"category_scores_gemma":[0.0004341249,0.0001260398,0.0002840731,0.0002391053,0.0003528183,0.0008166782,0.0003746678,0.0002198594,0.0002701634],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005193559,"about_ca_system_score_gemma":0.0002007902,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005269397,"about_ca_topic_score_gemma":0.0009816876,"domain_scores_codex":[0.9998869,0.00001862981,0.000008081418,0.00002300996,0.00002924771,0.00003415877],"domain_scores_gemma":[0.9997342,0.00009299938,0.00004637447,0.00006013746,0.00004578521,0.00002055546],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005682596,0.0001035513,0.002195079,0.0003578746,0.00006116274,0.0005753853,0.0002995389,0.02670396,0.6918814,0.0314253,0.002207923,0.2436206],"study_design_scores_gemma":[0.00006063841,0.0007002163,0.001012069,0.0000337774,0.0001052918,0.0006576763,0.00006803432,0.1116225,0.8499938,0.01201097,0.02370298,0.00003208679],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4689696,0.0009706339,0.501972,0.0002712747,0.0001580117,0.00009469152,0.0001527864,0.004991501,0.02241958],"genre_scores_gemma":[0.9752874,0.0001026834,0.02307905,0.00005993107,0.00001948301,0.000008863284,0.00003720885,0.00007184222,0.001333379],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001654871,"threshold_uncertainty_score":0.005536079,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1783434861","doi":"10.1109/newcas.2004.1359114","title":"A tool for automatic watermarking of IP designs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Steganography and Watermarking Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Digital watermarking; Computer science; Watermark; Reuse; Block (permutation group theory); Intellectual property; Process (computing); Set (abstract data type); Embedded system; Computer engineering; Computer security; Software engineering; Programming language; Engineering; Operating system; Embedding; Artificial intelligence","authors":[{"name":"Amr T. Abdel-Hamid","is_ca":true},{"name":"Sofiène Tahar","is_ca":true},{"name":"E.M. Aboulhamid","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04211683829480876,"gpt":0.2789564902127653,"spread":0.2368396519179565,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001500681,0.00179181,0.0007762142,0.002788268,0.0005645014,0.00154657,0.001731051,0.001235008,0.01115982],"category_scores_gemma":[0.008702877,0.0009239793,0.001068392,0.001355844,0.0008133422,0.00282949,0.001667335,0.001393533,0.003542611],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004718634,"about_ca_system_score_gemma":0.0008588797,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000408364,"about_ca_topic_score_gemma":0.0005768075,"domain_scores_codex":[0.9980915,0.0004179333,0.0002095485,0.0003093354,0.0008449766,0.0001266145],"domain_scores_gemma":[0.9945641,0.003199726,0.0004783281,0.001151298,0.0005259241,0.00008071401],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0006038281,0.0002179716,0.001511248,0.0008699893,0.0001217054,0.0007125773,0.0003279886,0.02574556,0.06875297,0.03217684,0.03514021,0.8338191],"study_design_scores_gemma":[0.0004167444,0.0006245821,0.001215584,0.0003526971,0.0001444949,0.002291551,0.0000965189,0.6002834,0.1974984,0.06398518,0.1329052,0.0001856774],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.004493318,0.0001966151,0.9281077,0.00009042369,0.00006436482,0.0001172908,0.0003844143,0.06455948,0.001986365],"genre_scores_gemma":[0.09682123,0.0003845629,0.8906639,0.0001712543,0.00007592719,0.0005706135,0.001494733,0.005167539,0.004650275],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01115982,"threshold_uncertainty_score":0.03733325,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2171681271","doi":"10.1109/newcas.2004.1359092","title":"Leap-frog-based synthesis of CMOS micropower nth-order log-domain filters","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University","funders":"","keywords":"Chebyshev filter; CMOS; Micropower; Realization (probability); Filter (signal processing); Sensitivity (control systems); Topology (electrical circuits); Integrator; Network synthesis filters; Mathematics; Prototype filter; Computer science; Electronic engineering; Algorithm; Control theory (sociology); Filter design; Engineering; Physics; Mathematical analysis; Artificial intelligence; Combinatorics; Telecommunications; Statistics; Bandwidth (computing)","authors":[{"name":"Xuguang Zhang","is_ca":true},{"name":"W. Mekawi","is_ca":true},{"name":"E.I. El-Masry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01839409892984005,"gpt":0.2251594513809599,"spread":0.2067653524511199,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002648603,0.0002668422,0.0002392791,0.0002409135,0.0002363201,0.0004422978,0.0005157694,0.0004359872,0.002053705],"category_scores_gemma":[0.0004419039,0.0002108039,0.00024327,0.0001942833,0.0002430996,0.0003828574,0.0002251289,0.0004678638,0.0006494654],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003506395,"about_ca_system_score_gemma":0.000402895,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003205207,"about_ca_topic_score_gemma":0.00083933,"domain_scores_codex":[0.9998771,0.00002719673,0.000008168228,0.00001923482,0.00005517276,0.00001299181],"domain_scores_gemma":[0.9998828,0.00003865501,0.00001926103,0.00002087677,0.0000315841,0.000006718796],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002768959,0.00009169304,0.000502291,0.0002854178,0.00004654477,0.0002836413,0.0002441904,0.06645655,0.5878046,0.09413704,0.002097535,0.2477737],"study_design_scores_gemma":[0.00007210491,0.000508651,0.0005087131,0.00005708061,0.0000438768,0.0007504582,0.00003473073,0.6407338,0.3023415,0.0181467,0.03675363,0.00004886397],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01826666,0.0002501565,0.9769533,0.00008949376,0.00003870273,0.00004522957,0.00003782804,0.0004113256,0.003907231],"genre_scores_gemma":[0.2685357,0.0003836738,0.7246032,0.0001172883,0.00002948133,0.0001078612,0.00008824017,0.00005417227,0.006080375],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002053705,"threshold_uncertainty_score":0.006870329,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2097670457","doi":"10.1109/newcas.2004.1359023","title":"Automatic synthesis from high level ASM to VHDL: a case study","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; High-level synthesis; VHDL; Programming language; Computer architecture; Embedded system; Field-programmable gate array","authors":[{"name":"E.K. Ogoubi","is_ca":true},{"name":"Jean‐Pierre David","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06198810978827832,"gpt":0.2907050788340988,"spread":0.2287169690458205,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006897338,0.0003328949,0.0002296864,0.0004126549,0.0003709601,0.001020128,0.0006083719,0.0006203954,0.004636694],"category_scores_gemma":[0.001817511,0.0001979764,0.0004200844,0.0005679687,0.0004263891,0.0005054424,0.0003731103,0.0006318505,0.0009976878],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005198358,"about_ca_system_score_gemma":0.0007421612,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002445231,"about_ca_topic_score_gemma":0.002721981,"domain_scores_codex":[0.9994708,0.0001440495,0.00004002485,0.00004445706,0.0002413964,0.00005935927],"domain_scores_gemma":[0.9991077,0.0004820081,0.00004258312,0.0001543679,0.0001887449,0.00002452058],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0004156343,0.0003857246,0.002317727,0.001158783,0.00006825737,0.003191927,0.001509659,0.2351181,0.07403624,0.05102967,0.008504356,0.6222639],"study_design_scores_gemma":[0.0003211144,0.001003298,0.001873413,0.000241028,0.0001315908,0.002624929,0.0006374349,0.6393659,0.2040703,0.02662551,0.1230463,0.00005916483],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.1982706,0.001084992,0.7593642,0.0007223458,0.0001106679,0.0002381023,0.000408117,0.005791773,0.03400916],"genre_scores_gemma":[0.5644652,0.0009039562,0.4239841,0.0001512782,0.00003337558,0.0001092644,0.0004594413,0.0005365781,0.009356776],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.004636694,"threshold_uncertainty_score":0.01551133,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1890580590","doi":"10.1109/newcas.2004.1359009","title":"New VLSI design of a max-log-MAP decoder","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Very-large-scale integration; Computer science; Soft-decision decoder; Application-specific integrated circuit; Pipeline (software); Decoding methods; Transmission (telecommunications); Algorithm; Parallel computing; Computer hardware; Embedded system; Telecommunications","authors":[{"name":"Leila Sabeti","is_ca":true},{"name":"Majid Ahmadi","is_ca":true},{"name":"Kemal Tepe","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03526731413074038,"gpt":0.2647236799502228,"spread":0.2294563658194824,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001815081,0.0003712072,0.0003250981,0.0003616654,0.0003130337,0.0006881249,0.0008898989,0.0004559305,0.003144858],"category_scores_gemma":[0.0003325538,0.00026339,0.000274865,0.0003321157,0.0001940007,0.0008088744,0.0003454647,0.0005255841,0.001425409],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004348323,"about_ca_system_score_gemma":0.0006260832,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004749631,"about_ca_topic_score_gemma":0.001210984,"domain_scores_codex":[0.999843,0.00002056599,0.0000130878,0.00002985516,0.00007209795,0.00002128386],"domain_scores_gemma":[0.9998407,0.00002665988,0.00001305426,0.00002187641,0.00008659693,0.00001089073],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004600099,0.000119778,0.001493164,0.0006267708,0.0001858684,0.0008818896,0.0002421395,0.04882807,0.3516826,0.08339706,0.01460334,0.4974793],"study_design_scores_gemma":[0.0001506139,0.0007987117,0.001113132,0.00007546481,0.0002430746,0.003099209,0.00006010988,0.5969976,0.2496227,0.01663661,0.1311287,0.00007414082],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01160758,0.0006802561,0.9761925,0.0001730064,0.0001668985,0.00007623889,0.0001078074,0.001326593,0.009669187],"genre_scores_gemma":[0.2798227,0.001035943,0.7057395,0.0003677797,0.0001979163,0.0001416905,0.0003801883,0.0001462735,0.01216796],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003144858,"threshold_uncertainty_score":0.01052058,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2157627782","doi":"10.1109/newcas.2004.1359062","title":"A novel asynchronous wrapper using 1-of-4 data encoding and single-track handshaking","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Handshaking; Asynchronous communication; Computer science; Encoding (memory); Throughput; Asynchronous system; Asynchronous circuit; Protocol (science); Embedded system; Computer architecture; Synchronization (alternating current); Computer network; Clock signal; Channel (broadcasting); Wireless; Synchronous circuit; Operating system","authors":[{"name":"Adhir Upadhyay","is_ca":true},{"name":"Syed Rafay Hasan","is_ca":true},{"name":"M. Nekili","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.07835245238350412,"gpt":0.2736662163467105,"spread":0.1953137639632064,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002046569,0.0003580884,0.0003367545,0.000510517,0.0004286246,0.0006844988,0.001423443,0.0004714545,0.002301844],"category_scores_gemma":[0.0004417656,0.0002318044,0.000236091,0.0005410725,0.0002721702,0.001097874,0.000511854,0.0003797225,0.001077021],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003286679,"about_ca_system_score_gemma":0.0002675499,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001898388,"about_ca_topic_score_gemma":0.0003521792,"domain_scores_codex":[0.9997117,0.00004577728,0.00002403237,0.00007627835,0.00008883346,0.00005339061],"domain_scores_gemma":[0.9995844,0.00006986772,0.00008938084,0.0001369045,0.00007887756,0.00004060343],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007794813,0.0003248004,0.001735618,0.0003906413,0.00006880069,0.0008187307,0.0003689147,0.009017455,0.6210808,0.04141835,0.008202266,0.3157943],"study_design_scores_gemma":[0.000110836,0.001404979,0.0007827723,0.00003656881,0.0001161658,0.001399647,0.00005271002,0.1024561,0.8449106,0.007090052,0.04157948,0.00006006232],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2475517,0.0006349803,0.723646,0.000337294,0.0004229094,0.0002047872,0.0002550999,0.007500846,0.01944637],"genre_scores_gemma":[0.8284273,0.0001965359,0.158839,0.0002405196,0.00008571943,0.00008461903,0.0001765756,0.0001677022,0.01178207],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002301844,"threshold_uncertainty_score":0.007700443,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2100260603","doi":"10.1109/newcas.2004.1359109","title":"An integrated inductorless quadrature voltage controlled oscillator design in a 47GHz SiGe process","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"dBc; Inductor; CMOS; Phase noise; Electrical engineering; Transistor; Voltage; Materials science; Quadrature (astronomy); Electronic engineering; Optoelectronics; Engineering","authors":[{"name":"J.K. Nakaska","is_ca":true},{"name":"J.W. Haslett","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02611002336714797,"gpt":0.2571441912775563,"spread":0.2310341679104083,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001119058,0.0002783869,0.0002998544,0.0001606628,0.0001630189,0.0004674909,0.0007347836,0.0004163099,0.001711628],"category_scores_gemma":[0.0001824859,0.0002138209,0.0002559493,0.0002031082,0.000131138,0.0003239216,0.0001856214,0.0003258413,0.0006628812],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003199208,"about_ca_system_score_gemma":0.0003879927,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006660739,"about_ca_topic_score_gemma":0.001072334,"domain_scores_codex":[0.9998154,0.00001599388,0.000008625996,0.00004162543,0.00008678042,0.00003162325],"domain_scores_gemma":[0.9999204,0.0000108002,0.0000133082,0.000008300589,0.00003750516,0.000009598542],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001490482,0.00009249124,0.001075441,0.0001654401,0.00006345431,0.0003046032,0.00007522541,0.006248726,0.8967339,0.005794615,0.002042798,0.08725414],"study_design_scores_gemma":[0.0002997724,0.002274222,0.004083687,0.00005916287,0.0003193862,0.002228478,0.00006580486,0.1352531,0.7757452,0.001731392,0.07787933,0.00006047428],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2135556,0.001548174,0.7588918,0.0005124522,0.0003753207,0.0003701342,0.0003318612,0.003019345,0.02139534],"genre_scores_gemma":[0.6701813,0.000556173,0.31855,0.0002089687,0.00008674799,0.0001625371,0.0003088454,0.0001034681,0.009841861],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001711628,"threshold_uncertainty_score":0.00572598,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2170518693","doi":"10.1109/newcas.2004.1359065","title":"On low power shift register hardware realizations for convolutional encoders and decoders","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Shift register; Computer science; Encoder; Convolutional code; Decoding methods; Field-programmable gate array; Computer hardware; Coding (social sciences); Dissipation; Power (physics); Linear feedback shift register; Algorithm; Parallel computing; Electronic engineering; Chip; Engineering; Mathematics; Telecommunications","authors":[{"name":"Mathieu Dubois","is_ca":true},{"name":"Yvon Savaria","is_ca":true},{"name":"David Haccoun","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03053235459895815,"gpt":0.2773002132930666,"spread":0.2467678586941085,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001964428,0.0005077726,0.0001837699,0.0004437196,0.0002556247,0.0006436476,0.0005122208,0.0003968478,0.003727537],"category_scores_gemma":[0.0007275701,0.0002564677,0.0002256914,0.0004862433,0.000352202,0.0007941857,0.000261278,0.0007202104,0.0009939048],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003417786,"about_ca_system_score_gemma":0.0002839581,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003596134,"about_ca_topic_score_gemma":0.001249856,"domain_scores_codex":[0.9997728,0.00005562833,0.00001891796,0.00002684654,0.00009821216,0.00002748028],"domain_scores_gemma":[0.9998191,0.00008882335,0.00002179055,0.00003300331,0.00003075062,0.000006548682],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002977577,0.00008239537,0.000491981,0.0005327681,0.00004302065,0.0004500997,0.0002014169,0.05714311,0.1290612,0.4908552,0.005394801,0.3154463],"study_design_scores_gemma":[0.0001645609,0.0009285802,0.001152286,0.0003365543,0.0001170434,0.001503359,0.00009981512,0.4530413,0.2059556,0.2153459,0.1212768,0.00007828096],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06047576,0.003151037,0.9063384,0.0003518041,0.0001902467,0.0001099786,0.0001139618,0.001219542,0.02804918],"genre_scores_gemma":[0.5145974,0.003023614,0.466206,0.0002215242,0.0001733072,0.0001645619,0.0003287865,0.0001600733,0.01512474],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003727537,"threshold_uncertainty_score":0.01246983,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1933168821","doi":"10.1109/newcas.2004.1359093","title":"Circuit simulation of S-parameter based interconnects via passive macromodels","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Passivity; Computer science; Compensation (psychology); Algorithm; Electronic engineering; Engineering; Electrical engineering","authors":[{"name":"D. Saraswat","is_ca":true},{"name":"Ramachandra Achar","is_ca":true},{"name":"M. Nakhla","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02564126696578464,"gpt":0.2461509247213091,"spread":0.2205096577555244,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002962024,0.0006167194,0.0004899526,0.0004422406,0.0003566951,0.0005186289,0.001102851,0.0008951775,0.003918946],"category_scores_gemma":[0.0009019923,0.0003479387,0.0004826811,0.0003527926,0.0003348029,0.0009292765,0.000354031,0.0004649384,0.0007090336],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007062121,"about_ca_system_score_gemma":0.0006589222,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003273434,"about_ca_topic_score_gemma":0.003126193,"domain_scores_codex":[0.9998079,0.00005786106,0.000008964008,0.00002768191,0.00007263171,0.00002503911],"domain_scores_gemma":[0.9997211,0.0001387115,0.00002910825,0.00004863625,0.00005129463,0.00001120644],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002472596,0.00001694293,0.0001882181,0.00003206457,0.00001317873,0.00004655949,0.00007143321,0.9776071,0.007066642,0.007364664,0.0002709245,0.007297567],"study_design_scores_gemma":[0.00000603108,0.00001865956,0.00003617658,0.000002801825,0.000004099146,0.00001080592,0.00000689624,0.994756,0.002584456,0.001290308,0.001281111,0.000002767034],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.04182452,0.00006530577,0.947891,0.00007569102,0.00002840496,0.0000704715,0.0001889272,0.001891686,0.007964081],"genre_scores_gemma":[0.7768679,0.0002052838,0.2088335,0.00005895608,0.00002125409,0.0003634332,0.0004131992,0.0003266381,0.0129097],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.003918946,"threshold_uncertainty_score":0.01311016,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2108930304","doi":"10.1109/newcas.2004.1359017","title":"Formal verification of a bus structure modeled in SystemC","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Formal verification; Programming language; Debugging; Model checking; Verilog; Electronic system-level design and verification; Functional verification; Abstraction; Intelligent verification; Embedded system; Hardware description language; Code (set theory); Reduction (mathematics); Software; Software development; Software construction","authors":[{"name":"A. Habibi","is_ca":true},{"name":"S. Tabar","is_ca":true},{"name":"L. Halleb","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03527952850032962,"gpt":0.2779438223714161,"spread":0.2426642938710865,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00169245,0.0008023771,0.0006466506,0.0008278188,0.0007966096,0.001614087,0.001009652,0.001052695,0.002875194],"category_scores_gemma":[0.004823487,0.0005214814,0.001087285,0.0004328082,0.002450043,0.00103792,0.001008819,0.001280593,0.0005265674],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00225516,"about_ca_system_score_gemma":0.004154122,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.01266017,"about_ca_topic_score_gemma":0.006858164,"domain_scores_codex":[0.9974385,0.0006096193,0.0001199387,0.0003217542,0.001153208,0.0003568122],"domain_scores_gemma":[0.9967532,0.001649401,0.0003543251,0.0005073335,0.0006821777,0.00005361047],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002771411,0.0001492892,0.003389352,0.0006680386,0.0001010056,0.001179737,0.0006997309,0.5511267,0.07643465,0.3399842,0.00240861,0.02358155],"study_design_scores_gemma":[0.0001243112,0.0001762998,0.0005698684,0.0000772125,0.00006364599,0.000170091,0.00006380066,0.8937473,0.05545881,0.03575016,0.01375215,0.0000462205],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1090246,0.0001407922,0.8786671,0.0003703479,0.00007700692,0.0003226888,0.0007259796,0.004660939,0.006010503],"genre_scores_gemma":[0.7831717,0.0002080968,0.2110943,0.0001705543,0.00003277685,0.0005349814,0.001018618,0.0005503023,0.003218738],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01266017,"threshold_uncertainty_score":0.02517295,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2163435175","doi":"10.1109/newcas.2004.1359045","title":"Low-energy design of a 3G-compliant turbo decoder","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Turbo code; Turbo equalizer; Computer science; Turbo; Soft-decision decoder; Throughput; VHDL; CMOS; Serial concatenated convolutional codes; Power (physics); Electronic engineering; Efficient energy use; Real-time computing; Decoding methods; Computer hardware; Wireless; Electrical engineering; Algorithm; Telecommunications; Low-density parity-check code; Engineering; Concatenated error correction code; Field-programmable gate array; Block code; Physics","authors":[{"name":"I.A. Al-Mohandes","is_ca":true},{"name":"M.I. Elmasry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03357893758421773,"gpt":0.2566221421234197,"spread":0.2230432045392019,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001448341,0.0003004399,0.00024594,0.0002118884,0.0003200913,0.0004687937,0.0006324014,0.0004516747,0.001358179],"category_scores_gemma":[0.0003576676,0.0001670819,0.0002047283,0.0001868827,0.0002131536,0.0002555792,0.000178859,0.0002205033,0.000709355],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005846923,"about_ca_system_score_gemma":0.00102276,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002636098,"about_ca_topic_score_gemma":0.005688943,"domain_scores_codex":[0.9998469,0.00002886925,0.000008791056,0.00002209155,0.00006679664,0.00002656401],"domain_scores_gemma":[0.9997829,0.00004577163,0.00003221076,0.0000215623,0.0001061478,0.00001149542],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0006919368,0.00008977987,0.003181524,0.0003379531,0.0001470692,0.001273368,0.0003384488,0.3124037,0.496457,0.02250842,0.007478183,0.1550925],"study_design_scores_gemma":[0.0000562289,0.0004467873,0.001060903,0.00001913968,0.00006272069,0.0007386378,0.00004157553,0.7489381,0.2313074,0.001932956,0.01535866,0.00003690413],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1929697,0.0005965859,0.7857587,0.0003464107,0.0001052825,0.0001680217,0.0003201521,0.003780996,0.01595417],"genre_scores_gemma":[0.846337,0.0002053658,0.1473392,0.0001772217,0.00002021972,0.00008083508,0.0001681409,0.0001006873,0.005571353],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002636098,"threshold_uncertainty_score":0.005241454,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1520420928","doi":"10.1109/newcas.2004.1359030","title":"A technology portable analytical model for DSM CMOS inverter short-circuit power estimation","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"CMOS; Spice; Inverter; Electronic engineering; MOSFET; Computer science; Dimension (graph theory); Semiconductor device modeling; Software portability; Power (physics); Electrical engineering; Engineering; Transistor; Mathematics; Voltage; Physics","authors":[{"name":"Shihong Deng","is_ca":true},{"name":"A.J. Al-Khalili","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03284775881531621,"gpt":0.252544039062277,"spread":0.2196962802469608,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001627628,0.0005538192,0.0004385265,0.0005810947,0.0002718087,0.0004242138,0.001143886,0.0005040171,0.002399117],"category_scores_gemma":[0.0008829962,0.0002751602,0.0005092825,0.000542522,0.0002153104,0.000933076,0.0003575859,0.0004935612,0.001186733],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007805824,"about_ca_system_score_gemma":0.0006505824,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002338601,"about_ca_topic_score_gemma":0.003485844,"domain_scores_codex":[0.9997814,0.00003041662,0.00001084099,0.00002755281,0.0001262455,0.00002354726],"domain_scores_gemma":[0.9998025,0.00005473096,0.00002227691,0.00003227264,0.00008277656,0.000005408969],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00005173771,0.00004905417,0.001134832,0.0002072505,0.00003853263,0.0002317527,0.000141621,0.8176504,0.05185603,0.02102196,0.004600002,0.1030169],"study_design_scores_gemma":[0.000003837894,0.00002723094,0.000162681,0.000007462529,0.000009397173,0.00007660893,0.00001443506,0.9869916,0.005199389,0.002668722,0.004833066,0.000005605382],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01053635,0.0003049852,0.9824108,0.00009965755,0.000036922,0.00004243921,0.0002280721,0.001392479,0.004948243],"genre_scores_gemma":[0.7750057,0.001297246,0.2105648,0.0001959275,0.00008544743,0.0002597839,0.0007467517,0.0003713203,0.01147307],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002399117,"threshold_uncertainty_score":0.008025825,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1919335306","doi":"10.1109/newcas.2004.1359028","title":"Speech recognition for game control","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Speech and Audio Processing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Université du Québec à Montréal","funders":"","keywords":"Computer science; Microcontroller; Mobile device; Embedded system; Architecture; Reduced instruction set computing; Instruction set; Computer architecture; Computer hardware; Operating system","authors":[{"name":"R. Rabenja","is_ca":true},{"name":"Samir Amine","is_ca":true},{"name":"J. Davidson","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0392184230850719,"gpt":0.2674163057209294,"spread":0.2281978826358576,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004050948,0.0008164055,0.0005915769,0.0007952319,0.0003154099,0.001593542,0.0008519941,0.0009454979,0.01954807],"category_scores_gemma":[0.001320178,0.0001801418,0.0004031313,0.0005653848,0.000354695,0.0008844967,0.0004585003,0.0006687623,0.01424119],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004459885,"about_ca_system_score_gemma":0.0003973017,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001714515,"about_ca_topic_score_gemma":0.001883871,"domain_scores_codex":[0.999499,0.00007799411,0.00003348617,0.0001330539,0.0002030586,0.00005343649],"domain_scores_gemma":[0.9995648,0.0001114622,0.00002573929,0.00006684801,0.0002076403,0.00002338249],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003926601,0.0001044848,0.0004893052,0.0004669277,0.00004648876,0.0002711152,0.0001081508,0.005849349,0.1002498,0.01708605,0.02727291,0.8476627],"study_design_scores_gemma":[0.0001249089,0.0006755413,0.004550371,0.0004747034,0.0001609921,0.001926466,0.000303013,0.3207543,0.2015834,0.03266671,0.4366129,0.00016681],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01991855,0.01423988,0.8681161,0.001384917,0.002022338,0.0003733021,0.001538798,0.01233427,0.08007186],"genre_scores_gemma":[0.4891882,0.009484624,0.3704829,0.001460872,0.001236229,0.0005241457,0.00562081,0.0009304887,0.1210717],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01954807,"threshold_uncertainty_score":0.06539476,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1677029478","doi":"10.1109/newcas.2004.1359034","title":"Q-factor estimation of fabricated MEMS parallel-plate variable capacitors in MUMPs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced MEMS and NEMS Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University","funders":"","keywords":"Capacitor; Capacitance; Microelectromechanical systems; Variable capacitor; Variable (mathematics); Quality (philosophy); Q factor; Relation (database); Electronic engineering; Computer science; Materials science; Electrical engineering; Optoelectronics; Engineering; Physics; Voltage; Mathematics","authors":[{"name":"Amro M. Elshurafa","is_ca":true},{"name":"E.I. El-Masry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02322253326729424,"gpt":0.2424889871620794,"spread":0.2192664538947851,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006086946,0.0005853745,0.0003989888,0.0007558182,0.0003674612,0.0006104678,0.0009419817,0.0006679256,0.00154837],"category_scores_gemma":[0.002565123,0.0002796937,0.0002691238,0.0008315167,0.0003873441,0.0008412977,0.0002626074,0.0004009972,0.0005395846],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001334619,"about_ca_system_score_gemma":0.000437808,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003422356,"about_ca_topic_score_gemma":0.003865489,"domain_scores_codex":[0.9994078,0.00007235919,0.0000219488,0.0001196188,0.0003359235,0.00004235844],"domain_scores_gemma":[0.9991921,0.0004117889,0.0001103978,0.00007582149,0.0001983864,0.00001148118],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004971524,0.00004005751,0.002770042,0.0005742421,0.0001051122,0.0003789026,0.0003230557,0.0317327,0.8511825,0.006837127,0.001611515,0.1039477],"study_design_scores_gemma":[0.00004526523,0.0003038907,0.007508403,0.00007246661,0.00008355186,0.0006020268,0.0001137937,0.09099434,0.8872448,0.002087438,0.01087126,0.00007266148],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2731362,0.005314425,0.7058541,0.0003365807,0.0001461752,0.0002947747,0.0005651527,0.002450874,0.01190177],"genre_scores_gemma":[0.7974628,0.001747884,0.1969375,0.0001159261,0.00005017145,0.0001027802,0.0002369006,0.0001885177,0.003157556],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003422356,"threshold_uncertainty_score":0.00968343,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1652701076","doi":"10.1109/newcas.2004.1359112","title":"Low-overhead asynchronous RISC microprocessor - a design experiment","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Microprocessor; Asynchronous communication; Computer science; Reduced instruction set computing; Embedded system; Overhead (engineering); Asynchronous system; Computer architecture; Instruction set; Computer hardware; Operating system; Synchronous circuit; Computer network; Telecommunications","authors":[{"name":"Xiangzhuan Lao","is_ca":true},{"name":"N. Saadallah","is_ca":true},{"name":"Tan Zhu","is_ca":true},{"name":"Xiaohua Kong","is_ca":true},{"name":"R. Negulescu","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02286640253798083,"gpt":0.2366097314948731,"spread":0.2137433289568923,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005453684,0.0004893841,0.0003189283,0.0003287638,0.0002882316,0.0004287151,0.0009946447,0.0005229234,0.00256916],"category_scores_gemma":[0.001631309,0.000186996,0.0001749392,0.000260273,0.000295681,0.0007154567,0.0001982608,0.000559898,0.0005809646],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003070971,"about_ca_system_score_gemma":0.0003516519,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002595336,"about_ca_topic_score_gemma":0.0002902953,"domain_scores_codex":[0.999146,0.0002465762,0.00004858524,0.0001361588,0.0003308604,0.00009176217],"domain_scores_gemma":[0.9988191,0.0005182988,0.0001190258,0.0001939791,0.0002702029,0.00007935342],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00445633,0.002324078,0.00426821,0.001169774,0.0001855347,0.000952139,0.0005364618,0.04570369,0.6824134,0.01857479,0.006149081,0.2332664],"study_design_scores_gemma":[0.002468676,0.02136784,0.003828129,0.00004967967,0.000259431,0.001140079,0.00009749617,0.1797621,0.7640575,0.002846151,0.02403991,0.00008320183],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8509483,0.0005570822,0.1306791,0.0004554486,0.000178466,0.0007704288,0.000506604,0.002795705,0.01310892],"genre_scores_gemma":[0.9189865,0.0001485709,0.07665844,0.0001292074,0.00004532298,0.0002895755,0.0001895713,0.0001268553,0.003425897],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.00256916,"threshold_uncertainty_score":0.008594751,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2120021615","doi":"10.1109/newcas.2004.1359071","title":"A 0.18μm CMOS fully differential tran-simpedance amplifier for optical receiver","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Transimpedance amplifier; CMOS; Bandwidth (computing); Differential amplifier; Physics; Electrical impedance; Electrical engineering; Low-noise amplifier; Electronic engineering; Optoelectronics; Amplifier; Computer science; Engineering; Telecommunications","authors":[{"name":"Yanjie Wang","is_ca":true},{"name":"R. Raut","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03077441961767251,"gpt":0.2487976916707365,"spread":0.218023272053064,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002251903,0.0003738933,0.0002648394,0.0002601053,0.0003336593,0.0006631647,0.001549844,0.0005691208,0.003493972],"category_scores_gemma":[0.0005022065,0.00028226,0.0003319678,0.0002124032,0.0002320401,0.0008693024,0.0002928491,0.0004452812,0.001551257],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005270937,"about_ca_system_score_gemma":0.0004127336,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006801112,"about_ca_topic_score_gemma":0.002110356,"domain_scores_codex":[0.9997148,0.00003163733,0.00001678529,0.00007232318,0.0001212407,0.00004319405],"domain_scores_gemma":[0.9997272,0.00005761902,0.00003363491,0.00003456843,0.0001240574,0.00002294281],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001307484,0.00005338766,0.001151537,0.0001451684,0.00006067277,0.0002546565,0.0001691241,0.002275193,0.8995094,0.008348841,0.001811877,0.08608939],"study_design_scores_gemma":[0.00008486382,0.002250979,0.004171576,0.00008735176,0.0002586354,0.004391152,0.000202692,0.1427418,0.7587315,0.003484465,0.08351228,0.00008284895],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1523944,0.002202545,0.8152087,0.0008119452,0.0003681334,0.0002065177,0.000388641,0.004455661,0.0239635],"genre_scores_gemma":[0.7868101,0.000722839,0.1980061,0.0004428698,0.0001592615,0.00007242884,0.0002337423,0.0001086737,0.01344402],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003493972,"threshold_uncertainty_score":0.01168847,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2097232115","doi":"10.1109/newcas.2004.1359116","title":"Carry free, bit parallel approximate squarers with linear complexity and constant delay","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Parameterized complexity; Constant (computer programming); Function (biology); Boolean function; Bit (key); Computer science; Simple (philosophy); Algorithm; Mathematics; Lookup table; Arithmetic","authors":[{"name":"J. M. Pierre Langlois","is_ca":true},{"name":"D. Al-Khalili","is_ca":true},{"name":"H. Al-Hetani","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04791621092080614,"gpt":0.2789545173268937,"spread":0.2310383064060876,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004132692,0.0006065895,0.0003332035,0.000404293,0.0002842425,0.001086632,0.0007335306,0.0003914642,0.001945707],"category_scores_gemma":[0.001764834,0.0003109056,0.0003192748,0.0005215498,0.0003872968,0.001159882,0.0004201801,0.000435539,0.0006460142],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005103353,"about_ca_system_score_gemma":0.0005954978,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007821233,"about_ca_topic_score_gemma":0.002972106,"domain_scores_codex":[0.9993023,0.0001000071,0.00004326749,0.00008736864,0.0004319849,0.00003518233],"domain_scores_gemma":[0.9991998,0.0002520268,0.0001719313,0.0002024544,0.0001582777,0.00001555948],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007387192,0.0001271376,0.0009708457,0.0004667698,0.0001330663,0.0004100532,0.0001978408,0.2027658,0.155855,0.1203513,0.003541763,0.5144417],"study_design_scores_gemma":[0.0001558167,0.0006961862,0.0004964675,0.00004276908,0.000119459,0.0009150911,0.00005039406,0.8047621,0.1363399,0.03405,0.02231906,0.00005278532],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03286367,0.0003594082,0.9594981,0.0001187385,0.00004350202,0.00007652426,0.00006228217,0.001073062,0.005904621],"genre_scores_gemma":[0.3638256,0.0004891708,0.6242136,0.0001875549,0.00007411531,0.0001265888,0.0001771453,0.0001015398,0.01080468],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001945707,"threshold_uncertainty_score":0.006509006,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1850516958","doi":"10.1109/newcas.2004.1359002","title":"Technology portable delay model for DSM CMOS inverters","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Inverter; Semiconductor device modeling; Range (aeronautics); Electronic engineering; Computer science; Electrical engineering; Engineering; Voltage","authors":[{"name":"Adnan Kabbani","is_ca":true},{"name":"D. Al-Khalili","is_ca":true},{"name":"A.J. Al-Khalili","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02465329950880999,"gpt":0.2340260730157072,"spread":0.2093727735068973,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000202824,0.0007064511,0.0003724193,0.00047114,0.0002746303,0.0005255961,0.001142243,0.0006799303,0.002925494],"category_scores_gemma":[0.001000118,0.0002832637,0.0005095889,0.0004968581,0.000211024,0.0008294019,0.0003792081,0.0005131038,0.001235624],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001042277,"about_ca_system_score_gemma":0.0006198623,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002901887,"about_ca_topic_score_gemma":0.0040462,"domain_scores_codex":[0.9997748,0.00003043942,0.00001007855,0.00003744066,0.0001204779,0.00002679528],"domain_scores_gemma":[0.9997483,0.00007734507,0.00003906104,0.00003620716,0.00009228549,0.000006862134],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005381606,0.00003066675,0.0008574908,0.0001392412,0.0000256862,0.0001629164,0.00009904493,0.9095162,0.02849612,0.02039135,0.002552301,0.03767515],"study_design_scores_gemma":[0.000004201986,0.00002707393,0.0001431279,0.000007221709,0.000007456907,0.00007447317,0.000009988308,0.9894437,0.004086144,0.002335323,0.003856731,0.000004535109],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01641398,0.0004383866,0.9752211,0.00008251168,0.00004812561,0.00003986428,0.0003795642,0.001255144,0.006121307],"genre_scores_gemma":[0.8035876,0.001026452,0.1757822,0.0001721564,0.00007082955,0.0002735756,0.001090843,0.0004455432,0.01755092],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.002925494,"threshold_uncertainty_score":0.009786725,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2132805517","doi":"10.1109/newcas.2004.1359100","title":"Design of reconfigurable general finite field multiplier in GF[2/sup m/]","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Lethbridge","funders":"","keywords":"Multiplier (economics); Finite field; Very-large-scale integration; Computer science; Mathematics; Arithmetic; Embedded system; Discrete mathematics","authors":[{"name":"Hua Li","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03683872581728505,"gpt":0.2530160978105393,"spread":0.2161773719932543,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001339415,0.0004415336,0.0003974013,0.0004244868,0.0004126815,0.0003134371,0.0007814927,0.0003717149,0.00268017],"category_scores_gemma":[0.0002653909,0.0001680924,0.0003184112,0.0004513171,0.0001816786,0.0004482628,0.0002359312,0.0002892728,0.0007682724],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002393181,"about_ca_system_score_gemma":0.0003376947,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000312237,"about_ca_topic_score_gemma":0.000697017,"domain_scores_codex":[0.9998909,0.00002467668,0.000007795162,0.00003007828,0.00002241273,0.00002415518],"domain_scores_gemma":[0.9998971,0.00001740011,0.00002524449,0.0000180169,0.00003094811,0.00001120254],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001251609,0.0001265556,0.001547117,0.0008244665,0.0002156638,0.001334402,0.0002154058,0.02648735,0.5255315,0.02562286,0.006342049,0.410501],"study_design_scores_gemma":[0.0008424766,0.004695271,0.004737307,0.0002533279,0.0004957177,0.009387573,0.0002410847,0.2101064,0.6382884,0.02114963,0.1095544,0.000248454],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2851764,0.002774806,0.6848783,0.0004806143,0.0004979011,0.0003987165,0.0003025942,0.002775457,0.02271516],"genre_scores_gemma":[0.7024614,0.0007160535,0.2888231,0.000198458,0.0001087407,0.0001395391,0.0003699919,0.00007487352,0.007107837],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00268017,"threshold_uncertainty_score":0.008966088,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1923175529","doi":"10.1109/newcas.2004.1359103","title":"Towards software model checking using MDGs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Model checking; Programming language; Java; Software engineering; Software; Schema (genetic algorithms); Metamodeling; Theoretical computer science; Machine learning","authors":[{"name":"M. Krykhtin","is_ca":true},{"name":"Yassine Mokhtari","is_ca":true},{"name":"Otmane Aı̈t Mohamed","is_ca":true},{"name":"Xiaoyu Song","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.08429744369017628,"gpt":0.3143682952937805,"spread":0.2300708516036042,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005983407,0.001278659,0.001142288,0.001883705,0.0006296518,0.002631231,0.002319084,0.001960111,0.002239855],"category_scores_gemma":[0.01404789,0.001042364,0.001847682,0.00105937,0.002717963,0.002852408,0.003536019,0.004539483,0.0007189377],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001246142,"about_ca_system_score_gemma":0.002529165,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003230006,"about_ca_topic_score_gemma":0.002573906,"domain_scores_codex":[0.9952178,0.002263581,0.0002225134,0.0004285684,0.001651637,0.0002158147],"domain_scores_gemma":[0.9946854,0.003523201,0.0002978686,0.0008037292,0.0005818718,0.0001079303],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009824803,0.00007298612,0.000658423,0.0003163137,0.0001172221,0.0002227034,0.0002873987,0.5560791,0.004687641,0.3898697,0.0009155152,0.04667481],"study_design_scores_gemma":[0.00003592413,0.0000363736,0.00003939099,0.00007853162,0.00003051684,0.00003719075,0.00003015331,0.7928325,0.003791265,0.1955291,0.007543139,0.00001587205],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001523237,0.00009583189,0.9973061,0.0001300566,0.00002351146,0.00003415301,0.0000184539,0.0003659881,0.0005026339],"genre_scores_gemma":[0.08276661,0.0006552488,0.9144967,0.0002386716,0.00003871565,0.0003216291,0.0001732557,0.0001977684,0.001111458],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.005983407,"threshold_uncertainty_score":0.03164369,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1944977865","doi":"10.1109/newcas.2004.1359059","title":"A novel technique to enhance the open loop gain of CMOS folded cascode OTA","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University","funders":"","keywords":"Phase margin; Cascode; CMOS; Operational transconductance amplifier; Transconductance; Open-loop gain; Operational amplifier; Amplifier; Biasing; Electronic engineering; Automatic gain control; Electrical engineering; Physics; Voltage; Transistor; Engineering","authors":[{"name":"Lei Ge","is_ca":true},{"name":"E.I. El-Masry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03316195073960377,"gpt":0.2784224050697654,"spread":0.2452604543301616,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008139613,0.0003876303,0.0001690998,0.0002940031,0.0002331023,0.0002810969,0.0005827784,0.0003782701,0.001484917],"category_scores_gemma":[0.0002707,0.0001531638,0.0002901113,0.0002890583,0.0001755747,0.0004861451,0.0002690951,0.0002976036,0.0005164879],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001770028,"about_ca_system_score_gemma":0.0001796061,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003164945,"about_ca_topic_score_gemma":0.001034701,"domain_scores_codex":[0.9998893,0.00001034242,0.000007346361,0.00003159418,0.00004228801,0.00001909944],"domain_scores_gemma":[0.9998081,0.00002529777,0.00002725451,0.00003201489,0.00009296581,0.00001432251],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00004783443,0.00001361639,0.0002925362,0.00006641248,0.00002183463,0.0001588842,0.00006719681,0.001092208,0.9552179,0.002016162,0.0006010554,0.04040424],"study_design_scores_gemma":[0.00003493459,0.0006786245,0.002836413,0.00003416571,0.000165381,0.002720251,0.00006008852,0.04099661,0.9089769,0.002119335,0.04133557,0.00004181179],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3172774,0.001923337,0.6572718,0.0005749938,0.0005486704,0.0001107038,0.0001521934,0.004479794,0.0176612],"genre_scores_gemma":[0.8820287,0.0004677586,0.1105404,0.0001610245,0.0001518035,0.00002926445,0.00008372217,0.00007420692,0.006463117],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001484917,"threshold_uncertainty_score":0.00496757,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1942862422","doi":"10.1109/newcas.2004.1359051","title":"An embedded DRAM for MDLNS FIR filter","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Dram; CAS latency; Universal memory; Computer science; Capacitance; Capacitor; Electronic engineering; Electrical engineering; Filter (signal processing); Embedded system; Static random-access memory; Dynamic random-access memory; Voltage; Computer hardware; Engineering; Memory controller; Semiconductor memory; Computer memory; Physics; Memory refresh","authors":[{"name":"Wenjing Zhang","is_ca":true},{"name":"G.A. Jullien","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05217106442166283,"gpt":0.3038007150743288,"spread":0.251629650652666,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006715081,0.0001693269,0.0001658567,0.0001442992,0.0002283803,0.0003422899,0.0006477007,0.0002666322,0.004359891],"category_scores_gemma":[0.0001642692,0.00009592809,0.0001415191,0.0001675752,0.0001034268,0.0003694105,0.0001934541,0.0001908388,0.0007239246],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004460402,"about_ca_system_score_gemma":0.0002074594,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005934603,"about_ca_topic_score_gemma":0.001450047,"domain_scores_codex":[0.9999303,0.000008729961,0.000003922246,0.00001714612,0.00002655058,0.00001336304],"domain_scores_gemma":[0.9999368,0.00001359615,0.000007550563,0.00001464912,0.00002280245,0.000004600722],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004423174,0.00006907972,0.001255135,0.0004797896,0.00009798434,0.0008380713,0.0001315626,0.02158909,0.7496382,0.02823973,0.00996508,0.1872539],"study_design_scores_gemma":[0.00008209335,0.0007712622,0.002110965,0.00003772484,0.0001487612,0.001442498,0.00006421099,0.187435,0.671979,0.002290711,0.133598,0.0000398448],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.2772731,0.003888319,0.6561539,0.0006117149,0.0008081894,0.0001468651,0.0009215248,0.01065528,0.04954114],"genre_scores_gemma":[0.8562059,0.000650711,0.1251879,0.0002224827,0.00007109956,0.00003939731,0.0003318745,0.0001204855,0.01717013],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.004359891,"threshold_uncertainty_score":0.01458532,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1946142907","doi":"10.1109/newcas.2004.1359056","title":"Asynchronous ADC/microprocessor interface","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Interfacing; Asynchronous communication; Microprocessor; Interface (matter); Computer science; Chip; Embedded system; Computer hardware; Sampling (signal processing); Front and back ends; Operating system; Telecommunications; Detector","authors":[{"name":"Tao Zhu","is_ca":true},{"name":"Xiaohua Kong","is_ca":true},{"name":"R. Negulescu","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02066234749064549,"gpt":0.2384291523008985,"spread":0.217766804810253,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003172858,0.000353023,0.0002426646,0.000407142,0.0002613879,0.0009118671,0.0008700229,0.0005898541,0.01059835],"category_scores_gemma":[0.001329833,0.0001335114,0.0001226733,0.0002675976,0.0001830052,0.0005934861,0.0003722842,0.0005338653,0.003233932],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003205625,"about_ca_system_score_gemma":0.0003568332,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003602348,"about_ca_topic_score_gemma":0.0004547512,"domain_scores_codex":[0.9995549,0.00005944868,0.00004050647,0.00009314227,0.0001972183,0.00005472539],"domain_scores_gemma":[0.9995112,0.0001264379,0.00003904984,0.0001026281,0.000184472,0.00003619226],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0009764262,0.0003169272,0.004541247,0.0005876146,0.00006632053,0.0007028743,0.0003620741,0.01042034,0.4872657,0.03218905,0.01714351,0.4454279],"study_design_scores_gemma":[0.0003492289,0.00105259,0.003239949,0.000109858,0.0001472184,0.002299911,0.0001059897,0.243216,0.5608801,0.009918609,0.1786182,0.00006242531],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07504456,0.0007076865,0.8835742,0.0003732715,0.0006417486,0.0004292164,0.0004138924,0.007374459,0.031441],"genre_scores_gemma":[0.7775796,0.000428305,0.1959881,0.0008110813,0.0003299798,0.0002440239,0.0004196871,0.0004202821,0.02377894],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01059835,"threshold_uncertainty_score":0.03545505,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109371939","doi":"10.1109/newcas.2004.1359084","title":"Cache coherence support in a split-transaction bus for prototyping of system-on-chip multiprocessors","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Cache coherence; Bus sniffing; MESI protocol; System bus; Embedded system; Cache; VHDL; Control bus; Back-side bus; Address bus; Local bus; Computer hardware; Cache algorithms; Operating system; CPU cache; Field-programmable gate array","authors":[{"name":"J. Reed","is_ca":true},{"name":"Naraig Manjikian","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03652958269455215,"gpt":0.2806579422214046,"spread":0.2441283595268525,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006356588,0.0003364031,0.0002627884,0.0004647585,0.0003665965,0.0006978263,0.001142892,0.0004012174,0.003688711],"category_scores_gemma":[0.00180391,0.0003288102,0.0001813493,0.0003489456,0.000307653,0.0009166774,0.0004169734,0.0005453832,0.0005293571],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002658785,"about_ca_system_score_gemma":0.0004183368,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004853397,"about_ca_topic_score_gemma":0.001002863,"domain_scores_codex":[0.9994759,0.0001626303,0.00004280229,0.00003750265,0.0002054438,0.00007577593],"domain_scores_gemma":[0.998787,0.0004338126,0.00009591636,0.0002226238,0.0003823286,0.00007834417],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00103289,0.0002958297,0.00298467,0.0006797179,0.00009195946,0.001534735,0.0009550793,0.1290672,0.5541492,0.05856334,0.006930772,0.2437147],"study_design_scores_gemma":[0.0003267018,0.001816556,0.001366405,0.00008853278,0.00009860282,0.0009172375,0.0002060742,0.4815855,0.4530066,0.00736603,0.05312775,0.00009398694],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.206275,0.000615452,0.7809128,0.0002676699,0.0001056425,0.0002237701,0.0001663526,0.003815027,0.007618232],"genre_scores_gemma":[0.6222638,0.000256361,0.372711,0.00005829543,0.00002385948,0.0002530981,0.0002789042,0.0003241758,0.003830431],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003688711,"threshold_uncertainty_score":0.01234001,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2129114152","doi":"10.1109/newcas.2004.1359102","title":"A user-configurable framework for testing prototype system-on-chip implementations","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Embedded system; Implementation; System on a chip; Computer architecture; Software; Microprocessor; Field-programmable gate array; Multiprocessing; Operating system; Software engineering","authors":[{"name":"Naraig Manjikian","is_ca":true},{"name":"N. Cordeiro","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06377102180019302,"gpt":0.3156278445915957,"spread":0.2518568227914026,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004134897,0.002540319,0.001100707,0.002509801,0.0004883292,0.001509923,0.004661154,0.0009880917,0.00758058],"category_scores_gemma":[0.009834053,0.0008909629,0.0008743432,0.0006303813,0.001060135,0.001741474,0.001197729,0.001218777,0.001318674],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001164251,"about_ca_system_score_gemma":0.001183801,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001820705,"about_ca_topic_score_gemma":0.002157622,"domain_scores_codex":[0.995587,0.001378,0.0004097925,0.0005134702,0.001761251,0.0003504877],"domain_scores_gemma":[0.9928231,0.002958268,0.0006026093,0.002202068,0.001150934,0.0002628769],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001970808,0.001772283,0.008368272,0.001273375,0.0003845912,0.001775261,0.001061737,0.1363167,0.3081486,0.02434758,0.0140733,0.5005075],"study_design_scores_gemma":[0.0006445848,0.003074054,0.005470405,0.0002286004,0.0001960766,0.002021418,0.0001596928,0.5760638,0.36816,0.008053238,0.03563527,0.0002928161],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03401146,0.0001471283,0.9287253,0.00006142855,0.00003888987,0.001055398,0.0003133964,0.03249352,0.003153413],"genre_scores_gemma":[0.3045149,0.0001573204,0.6851612,0.000139527,0.00002834744,0.002268606,0.0008983811,0.004326075,0.002505563],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00758058,"threshold_uncertainty_score":0.02535957,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2162743530","doi":"10.1109/newcas.2004.1359057","title":"Synchronous to asynchronous conversion using GasP control","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Datapath; Asynchronous communication; Computer science; Asynchronous circuit; Electronic circuit; Sequential logic; Synchronous circuit; Clock signal; Logic synthesis; Logic gate; Parallel computing; Algorithm; Engineering; Electrical engineering; Computer network; Jitter","authors":[{"name":"Xiangzhuan Lao","is_ca":true},{"name":"Xiaohua Kong","is_ca":true},{"name":"R. Negulescu","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01810573390262057,"gpt":0.2309787639817341,"spread":0.2128730300791136,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001578466,0.0003387031,0.0001743276,0.000448249,0.0002418006,0.0005952322,0.0007226979,0.000239651,0.003318076],"category_scores_gemma":[0.0004540289,0.0001487959,0.0002104626,0.0002975145,0.0004072892,0.0006745954,0.0004440243,0.0005163338,0.0005518884],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002373735,"about_ca_system_score_gemma":0.0001905395,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003993018,"about_ca_topic_score_gemma":0.0005477648,"domain_scores_codex":[0.9997072,0.00003568191,0.00001744572,0.00007735952,0.000136307,0.00002605331],"domain_scores_gemma":[0.999823,0.00004379377,0.00002061021,0.00006746662,0.00003753615,0.000007540925],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000278303,0.000168713,0.000691576,0.0002469132,0.00004665466,0.000690814,0.000328767,0.03320857,0.3241958,0.1495194,0.003889255,0.4867352],"study_design_scores_gemma":[0.0001800466,0.0009389069,0.001159705,0.00007298548,0.0001363118,0.001518153,0.00008797511,0.4225092,0.3815976,0.06974501,0.1219881,0.00006610015],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05805901,0.0003557081,0.9029945,0.0001813303,0.0002728724,0.0001652528,0.00008462968,0.00398999,0.03389677],"genre_scores_gemma":[0.7761766,0.0003572479,0.2103994,0.000268591,0.0001369213,0.0001266315,0.0001046841,0.0002018443,0.01222797],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003318076,"threshold_uncertainty_score":0.01110005,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1842616663","doi":"10.1109/newcas.2004.1359015","title":"SynAbs: model reduction tool for verilog verification","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Model checking; Reduction (mathematics); Computer science; Partial order reduction; State space; Verilog; Formal verification; State (computer science); Programming language; Functional verification; Algorithm; Theoretical computer science; Computer engineering; Embedded system; Field-programmable gate array; Mathematics","authors":[{"name":"Mohamed H. Zaki","is_ca":true},{"name":"Yassine Mokhtari","is_ca":true},{"name":"S. Tabar","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05677783964006631,"gpt":0.300821398439769,"spread":0.2440435587997027,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001871352,0.001504951,0.0006940564,0.001673042,0.0004954528,0.001049636,0.00219324,0.0008675953,0.008910558],"category_scores_gemma":[0.005067539,0.00103489,0.001557995,0.0007072308,0.001046263,0.002359042,0.002142935,0.002595824,0.003628487],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005730199,"about_ca_system_score_gemma":0.001354799,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009208605,"about_ca_topic_score_gemma":0.001212565,"domain_scores_codex":[0.9974413,0.000711931,0.0001861352,0.000244215,0.001269352,0.0001471294],"domain_scores_gemma":[0.997021,0.001609804,0.000206416,0.0006703043,0.0004462247,0.00004618065],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.001214415,0.0004799785,0.00251333,0.002044796,0.0002794853,0.001090401,0.0004663229,0.09921883,0.1109556,0.1447524,0.06175707,0.5752275],"study_design_scores_gemma":[0.0003214813,0.0004713573,0.0004657063,0.0002020317,0.0001182183,0.001259767,0.00008725063,0.6288943,0.1462261,0.1292737,0.09256906,0.0001108629],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.002876582,0.0001006791,0.9679949,0.0000974616,0.00006304101,0.0001174369,0.000344642,0.02653348,0.001871676],"genre_scores_gemma":[0.1580541,0.0004155931,0.8255432,0.0004685926,0.0000901449,0.0009903742,0.002846603,0.006510351,0.005081185],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.008910558,"threshold_uncertainty_score":0.02980882,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1890393032","doi":"10.1109/newcas.2004.1359111","title":"A fast adaptive heuristic for FPGA placement","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; Computer science; Simulated annealing; Heuristic; Computation; Routing (electronic design automation); Placement; Compiler; Compile time; Parallel computing; Convergence (economics); Embedded system; Computer engineering; Algorithm; Physical design; Artificial intelligence; Circuit design","authors":[{"name":"Peng Du","is_ca":true},{"name":"Gary Gréwal","is_ca":true},{"name":"Shawki Areibi","is_ca":true},{"name":"D.K. Banerji","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03304179201785912,"gpt":0.2513717674783745,"spread":0.2183299754605154,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005588767,0.0008061071,0.0006015048,0.0009503057,0.0005687377,0.0005831542,0.001180301,0.0008080674,0.003262406],"category_scores_gemma":[0.00182165,0.0004212748,0.0006122531,0.0009440126,0.0005063446,0.0006210124,0.0007126032,0.000734645,0.0007836519],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006985612,"about_ca_system_score_gemma":0.001081016,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002878085,"about_ca_topic_score_gemma":0.005180111,"domain_scores_codex":[0.999499,0.0001291441,0.00002529948,0.00009968866,0.0001781504,0.00006874796],"domain_scores_gemma":[0.9994262,0.0002926108,0.00005422438,0.00008870093,0.0001101528,0.00002809499],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002170575,0.00008177631,0.0007218152,0.0001432573,0.0000661775,0.0001296469,0.0000768638,0.5490046,0.01378658,0.0112784,0.006156057,0.4183378],"study_design_scores_gemma":[0.00005052859,0.00009115205,0.0002411688,0.00001357571,0.00002010071,0.0001143734,0.00002320283,0.9850299,0.003331235,0.005814309,0.005253462,0.00001708796],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01358092,0.0003797265,0.9815864,0.00009953937,0.00008350674,0.00009245249,0.0000515923,0.0009984846,0.003127387],"genre_scores_gemma":[0.2008566,0.0002871816,0.7946831,0.0001518666,0.00006392975,0.0002303403,0.0002409256,0.0002279532,0.003258119],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003262406,"threshold_uncertainty_score":0.01091379,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1912648079","doi":"10.1109/newcas.2004.1359046","title":"A worst-case circuit delay verification technique considerino power grid voltage variations","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Benchmark (surveying); Delay calculation; Very-large-scale integration; Logic gate; Process (computing); Power (physics); Electronic engineering; Circuit extraction; Physical design; Asynchronous circuit; Circuit design; Electronic circuit; Voltage; Propagation delay; Equivalent circuit; Algorithm; Electrical engineering; Synchronous circuit; Engineering; Embedded system; Clock signal","authors":[{"name":"D. Kouroussis","is_ca":true},{"name":"Rubil Ahmadi","is_ca":true},{"name":"Farid N. Najm","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0241833421204715,"gpt":0.2321041930366514,"spread":0.2079208509161799,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001257712,0.001181729,0.0005648402,0.0008483774,0.0006993102,0.0009605295,0.00153064,0.0007942671,0.003214485],"category_scores_gemma":[0.004612213,0.0005561191,0.00122743,0.0009298951,0.0006494302,0.002623792,0.000841137,0.001416794,0.0006243982],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008711822,"about_ca_system_score_gemma":0.001557799,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002065471,"about_ca_topic_score_gemma":0.002702563,"domain_scores_codex":[0.9988896,0.0002315642,0.00005990168,0.0002635983,0.0004009016,0.000154423],"domain_scores_gemma":[0.9981475,0.0009561853,0.000173437,0.0004260179,0.0002711221,0.00002571657],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002098058,0.00009337314,0.001746771,0.0001326317,0.0001169395,0.0003796716,0.00008625291,0.7763345,0.06313137,0.05507204,0.001206103,0.1014906],"study_design_scores_gemma":[0.0000105715,0.00006274375,0.0001117098,0.000008809853,0.00003583815,0.00009928948,0.00001101244,0.951351,0.02544022,0.02107032,0.001787188,0.0000113141],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0186528,0.0000976563,0.9788066,0.00008783968,0.00002389305,0.0000346453,0.00005840285,0.0004949002,0.001743239],"genre_scores_gemma":[0.6570261,0.0002650157,0.3387762,0.0001731959,0.00004759174,0.000119098,0.0002420394,0.000331648,0.003019045],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003214485,"threshold_uncertainty_score":0.01075351,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1860659301","doi":"10.1109/newcas.2004.1359074","title":"A high speed 512-bit modular multiplier for a RSA chip","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Modular exponentiation; Computer science; Encryption; Arithmetic; Multiplier (economics); Modular design; Chip; Modular arithmetic; Binary number; Parallel computing; Exponentiation; Cryptography; Computer hardware; Algorithm; Public-key cryptography; Mathematics","authors":[{"name":"Jiang Shao","is_ca":true},{"name":"Skander Kort","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02642108040271294,"gpt":0.2502967153229758,"spread":0.2238756349202629,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002028945,0.0004523848,0.0002269375,0.0004840486,0.0004885053,0.0005097429,0.0006598994,0.0005038055,0.01615787],"category_scores_gemma":[0.0005127396,0.0002487748,0.0002389029,0.0004354095,0.0001649833,0.0008769175,0.0003598858,0.000476826,0.005281998],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000384881,"about_ca_system_score_gemma":0.0005934502,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002175573,"about_ca_topic_score_gemma":0.0005605894,"domain_scores_codex":[0.999823,0.00002327119,0.00001365826,0.00003203541,0.00008109834,0.00002698709],"domain_scores_gemma":[0.9998369,0.00002561468,0.00001948822,0.00004077871,0.00006098197,0.00001613615],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005353049,0.0001980521,0.001358522,0.0005667752,0.00008025758,0.0007527457,0.0001268558,0.004851819,0.5193292,0.04106648,0.02294785,0.4081861],"study_design_scores_gemma":[0.0003544762,0.002681092,0.004622538,0.0002109151,0.0002049138,0.006304705,0.00008388954,0.06578503,0.5486313,0.009759007,0.3612069,0.0001553144],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1792381,0.003193537,0.6904569,0.001620572,0.001433254,0.001146063,0.0008650878,0.009362947,0.1126835],"genre_scores_gemma":[0.5696784,0.000776178,0.3782912,0.0005899821,0.0002412567,0.0003691633,0.0007244381,0.0002560336,0.04907328],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01615787,"threshold_uncertainty_score":0.05405343,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2172219312","doi":"10.1109/newcas.2004.1359038","title":"Performance of probabilistic approaches to Steiner tree problem","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Steiner tree problem; Heuristics; Computer science; Probabilistic logic; Heuristic; Class (philosophy); Tree (set theory); Mathematical optimization; Automation; Theoretical computer science; Algorithm; Artificial intelligence; Mathematics; Engineering; Combinatorics","authors":[{"name":"Jiang Zhao","is_ca":true},{"name":"Chunhong Chen","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06073061505041603,"gpt":0.2267560268984838,"spread":0.1660254118480677,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002904898,0.0008066258,0.0008028946,0.001241913,0.0007874881,0.001324386,0.001659642,0.001178482,0.003096885],"category_scores_gemma":[0.01084526,0.0003167481,0.0005859464,0.002048938,0.0006243745,0.002239275,0.001141283,0.0008050282,0.0005193069],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001439433,"about_ca_system_score_gemma":0.001722093,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002995643,"about_ca_topic_score_gemma":0.002573888,"domain_scores_codex":[0.9963258,0.001332779,0.0001567763,0.0004949271,0.0013044,0.0003854084],"domain_scores_gemma":[0.9921305,0.005475982,0.0004848733,0.0008208605,0.0008814,0.0002063687],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.001110596,0.0001729894,0.002523224,0.0002846604,0.000114003,0.00005065756,0.00009881041,0.8643109,0.005183577,0.02163907,0.004029247,0.1004823],"study_design_scores_gemma":[0.00004237163,0.0002532556,0.0008332791,0.0000188994,0.00002959919,0.0001002054,0.00004679448,0.9863124,0.003251954,0.00796081,0.00113069,0.00001969669],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.4905758,0.0114422,0.4532515,0.001198915,0.0003206561,0.0001539564,0.0007162166,0.004150854,0.03818996],"genre_scores_gemma":[0.8946359,0.001873235,0.1005663,0.0001371137,0.00008182033,0.00008333976,0.0007045484,0.0001987613,0.001719106],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.003096885,"threshold_uncertainty_score":0.01536274,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1881977259","doi":"10.1109/newcas.2004.1359098","title":"Characterization of stress induced defects in deep sub-micron MOSFETS","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Materials science; Optoelectronics; Characterization (materials science); Parasitic extraction; Channel (broadcasting); CMOS; Gate oxide; Stress (linguistics); Breakdown voltage; MOSFET; Threshold voltage; Voltage; Electrical engineering; Metal gate; Power MOSFET; Logic gate; Electronic engineering; Transistor; Engineering; Nanotechnology","authors":[{"name":"Seyed Mohammad Hashemi","is_ca":true},{"name":"Mohamad Sawan","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02137886775576947,"gpt":0.2297608295927903,"spread":0.2083819618370208,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006821341,0.0001626474,0.0001637853,0.0002925352,0.00009884404,0.0001457833,0.0001903207,0.0001875658,0.000359909],"category_scores_gemma":[0.0003350836,0.000073505,0.00007563994,0.0001366157,0.0001459448,0.0002311049,0.000121792,0.0001166078,0.00007105171],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001164846,"about_ca_system_score_gemma":0.0000666549,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002530507,"about_ca_topic_score_gemma":0.0004267597,"domain_scores_codex":[0.9999382,0.000006142362,0.000003915042,0.00001460879,0.00002840229,0.000008728033],"domain_scores_gemma":[0.9996589,0.0001024085,0.00009638695,0.00003737594,0.00007543172,0.00002946257],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00008412253,0.00001775685,0.008065302,0.00007123369,0.000009831848,0.000170754,0.0001148944,0.0007042988,0.9807721,0.0001587213,0.00003951559,0.009791295],"study_design_scores_gemma":[0.00001306643,0.001544039,0.1556426,0.00002010111,0.00004534152,0.001794431,0.0003281856,0.01201664,0.8257184,0.0004887511,0.002368864,0.00001953316],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9957509,0.0004733259,0.003388585,0.00001070444,0.000003679789,0.000008420236,0.0000854855,0.0000369928,0.0002419558],"genre_scores_gemma":[0.9981117,0.0001489679,0.001419971,0.000008184642,0.000002774741,0.00000801971,0.00008709695,0.000005682191,0.0002076731],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.000359909,"threshold_uncertainty_score":0.001204073,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}