{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":21,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":21,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"60a25c24dffa","filters":{"venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology"}},"results":[{"id":"W2013392609","doi":"10.1023/b:vlsi.0000047274.68702.8d","title":"Towards a VLSI Architecture for Interpolation-Based Soft-Decision Reed-Solomon Decoders","year":2004,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":56,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto; McGill University","funders":"","keywords":"Very-large-scale integration; Reed–Solomon error correction; Interpolation (computer graphics); Computer science; Parallel computing; Soft-decision decoder; Arithmetic; Algorithm; Decoding methods; Mathematics; Linear code; Embedded system; Artificial intelligence; Block code","retraction":null,"screen_n_in":null,"score":{"opus":0.01165687843441748,"gpt":0.2669418569395721,"spread":0.2552849785051546,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002365869,0.0002794161,0.0004806752,0.0007722377,0.0005601922,0.0003207804,0.001230408,0.00022908,0.000001889893],"category_scores_gemma":[0.0002080882,0.000186276,0.0002338407,0.0006836344,0.0003345469,0.0005314896,0.0001106058,0.0004358609,7.936837e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005761717,"about_ca_system_score_gemma":0.0002996691,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001116649,"about_ca_topic_score_gemma":0.000008580078,"domain_scores_codex":[0.9980795,0.000110041,0.0007725446,0.0003075877,0.0003158833,0.0004144631],"domain_scores_gemma":[0.9974059,0.000744087,0.0008152039,0.0002905559,0.0006424668,0.0001017847],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.002026931,0.0002426758,0.00006187366,0.0006960259,0.0002082879,0.00003212096,0.002196727,0.007795756,0.1420528,0.01350223,0.0006626004,0.830522],"study_design_scores_gemma":[0.006098989,0.005880684,0.00002035539,0.003154862,0.0003276431,0.002050295,0.001666205,0.2147498,0.05259652,0.7100157,0.002643529,0.0007954644],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01239203,0.003707756,0.9802096,0.002787676,0.0002347454,0.0005116317,0.000007499454,0.0001289251,0.00002015934],"genre_scores_gemma":[0.91614,0.00001589418,0.08343261,0.0002030158,0.0001467004,0.00002738628,0.000001091735,0.00002471332,0.000008546893],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.903748,"threshold_uncertainty_score":0.7596114,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2023426888","doi":"10.1007/s11265-005-4841-x","title":"Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Control reconfiguration; Digital signal processing; Computer science; Embedded system; Throughput; Power consumption; Signal processing; Digital signal processor; Real-time computing; Computer hardware; Computer architecture; Power (physics); Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02177915584994042,"gpt":0.2798040970484855,"spread":0.258024941198545,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.007117412,0.0005643819,0.001185908,0.0008802821,0.0008868828,0.001764936,0.002353602,0.0004775976,0.000003433221],"category_scores_gemma":[0.0001684791,0.0004135313,0.0002107357,0.001085897,0.0004160936,0.003051189,0.0001481651,0.0006219749,0.00001277003],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002179138,"about_ca_system_score_gemma":0.0005918538,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000371574,"about_ca_topic_score_gemma":0.000003126364,"domain_scores_codex":[0.9953588,0.0003894005,0.002106588,0.0006457018,0.0006350305,0.0008644557],"domain_scores_gemma":[0.9927682,0.001362611,0.002574509,0.0005423164,0.002547782,0.0002045785],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006976008,0.0005432357,0.0002017011,0.004106186,0.0004582205,0.00002465591,0.001315709,0.001418251,0.1971605,0.003410022,0.01476593,0.775898],"study_design_scores_gemma":[0.003347512,0.003639425,0.00001829586,0.004769891,0.0003727709,0.007233273,0.001633083,0.8767627,0.04494878,0.01297045,0.04249404,0.001809718],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001088556,0.03137476,0.963485,0.0007001884,0.00008265948,0.002555499,0.00005998039,0.0004581309,0.000195233],"genre_scores_gemma":[0.9828892,0.0001220943,0.0148678,0.00007606563,0.0006850095,0.0006540585,0.00001023879,0.0000934476,0.0006021173],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9818006,"threshold_uncertainty_score":0.9998317,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1990583874","doi":"10.1007/s11265-006-5919-9","title":"Design and Implementation of Flexible Resampling Mechanism for High-Speed Parallel Particle Filters","year":2006,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Advanced Algorithms and Applications","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Resampling; Mechanism (biology); Speedup; Particle filter; Parallel computing; Auxiliary particle filter; Algorithm; Filter (signal processing); Artificial intelligence; Physics; Kalman filter; Ensemble Kalman filter; Computer vision","retraction":null,"screen_n_in":null,"score":{"opus":0.01699236377702789,"gpt":0.2817532261074687,"spread":0.2647608623304408,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005408461,0.0001274652,0.0002620678,0.0001206267,0.0001832601,0.00004376495,0.0001258303,0.00007299409,0.000001819533],"category_scores_gemma":[0.000008062252,0.00009606322,0.00003248531,0.0001579968,0.00009293663,0.0002333354,0.0000160036,0.0001034463,1.431738e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002248863,"about_ca_system_score_gemma":0.00002374386,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003249135,"about_ca_topic_score_gemma":0.00000162104,"domain_scores_codex":[0.9990413,0.00002051995,0.0005277864,0.0001003184,0.00009610821,0.0002139899],"domain_scores_gemma":[0.9990956,0.000212218,0.0003217349,0.0000730846,0.0002666478,0.00003071543],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001273516,0.00002853145,0.00001750783,0.0003855569,0.00007834565,0.000001415461,0.0002292965,0.03942021,0.9113104,0.01445614,0.0002361493,0.03370909],"study_design_scores_gemma":[0.001898177,0.0007198027,0.00003662314,0.0002285225,0.000211733,0.0001724594,0.002962158,0.2857741,0.625147,0.08250981,0.0001122723,0.0002273788],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07693595,0.002726801,0.9195404,0.0001852736,0.00003173426,0.0005130585,0.00001299013,0.00005184594,0.000001911995],"genre_scores_gemma":[0.9378519,0.00007047237,0.06188122,0.0000081102,0.00008607315,0.0000593109,0.000002213033,0.00002447866,0.00001623987],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8609159,"threshold_uncertainty_score":0.3917345,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1510840923","doi":"10.1023/a:1015397423173","title":"A Multiplication-Free Algorithm and A Parallel Architecture for Affine Transformation","year":2002,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Advanced Image and Video Retrieval Techniques","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"U.S. Department of Energy","keywords":"Computer science; Adder; Image warping; Mobile device; Affine transformation; MPEG-4; Architecture; CMOS; Computer architecture; Computer hardware; Latency (audio); Embedded system; Electronic engineering; Artificial intelligence; Coding (social sciences); Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01618833907587678,"gpt":0.2689606926107966,"spread":0.2527723535349198,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001018121,0.0002238769,0.0004019244,0.0003718211,0.0003949504,0.0002074961,0.0008252697,0.0001636359,0.000001377289],"category_scores_gemma":[0.0001319964,0.0001485268,0.00008598953,0.0003989752,0.0002320902,0.001036353,0.0000909253,0.0003132914,4.045014e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002854117,"about_ca_system_score_gemma":0.00003401865,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004219757,"about_ca_topic_score_gemma":8.663298e-7,"domain_scores_codex":[0.99852,0.00006593719,0.0006573725,0.0002287474,0.0002170911,0.0003108353],"domain_scores_gemma":[0.99807,0.0004082124,0.0006135162,0.0002589813,0.0005738077,0.00007545428],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008371575,0.00005578401,0.000003070771,0.0002941859,0.00004165476,0.000004043844,0.0009330428,0.00007695225,0.02505242,0.001335012,0.000778915,0.9713412],"study_design_scores_gemma":[0.004408246,0.003320549,0.00001361101,0.0008125835,0.0002057586,0.003963235,0.0008197156,0.7874882,0.06130371,0.1158893,0.02117367,0.0006013461],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0003662825,0.01504074,0.9789088,0.004651,0.00003299839,0.0008265263,0.00001380053,0.0001362945,0.00002356199],"genre_scores_gemma":[0.4856248,0.001001545,0.5126761,0.0001967992,0.0002226206,0.0001434564,0.000001962855,0.00003338483,0.00009933839],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.9707398,"threshold_uncertainty_score":0.6056749,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2005671325","doi":"10.1007/s11265-006-0030-9","title":"On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC","year":2007,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Field-programmable gate array; Encoder; Quantization (signal processing); Computer hardware; Pixel; MPEG-4; Discrete cosine transform; Embedded system; Coding (social sciences); Virtex; Algorithm; Artificial intelligence; Image (mathematics)","retraction":null,"screen_n_in":null,"score":{"opus":0.02519215965420903,"gpt":0.3142820149534434,"spread":0.2890898552992344,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001993602,0.000173581,0.0003762569,0.0006014394,0.0004160794,0.00012641,0.0006717923,0.0001536431,0.00000107903],"category_scores_gemma":[0.0001923923,0.0001157719,0.0000709349,0.0004291099,0.0002380509,0.0003761433,0.0001241579,0.0002260724,1.865445e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002461275,"about_ca_system_score_gemma":0.00007996426,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000008244872,"about_ca_topic_score_gemma":0.000002286421,"domain_scores_codex":[0.9984624,0.0000514603,0.0007568434,0.0002056092,0.0002370299,0.0002866539],"domain_scores_gemma":[0.9974202,0.000771316,0.000935528,0.0002022711,0.0006225356,0.00004814476],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005157194,0.0001854028,0.000372064,0.000856816,0.0001746663,0.00001303382,0.001217143,0.0006210778,0.2376007,0.04604871,0.003290954,0.7091036],"study_design_scores_gemma":[0.004634118,0.007932967,0.0001830968,0.002873029,0.0003448935,0.001436679,0.008840714,0.1696441,0.6355985,0.1648467,0.002943027,0.0007221167],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04958229,0.003777864,0.9448623,0.001150622,0.00008746606,0.0004141953,0.000008844847,0.00009936511,0.00001707112],"genre_scores_gemma":[0.9840949,0.00008895951,0.0156479,0.00005085642,0.00004686275,0.00002092214,9.437218e-7,0.00001339706,0.00003532177],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9345126,"threshold_uncertainty_score":0.472104,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2091831372","doi":"10.1007/s11265-005-5268-0","title":"An Efficient Architecture for a Lifted 2D Biorthogonal DWT","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Advanced Data Compression Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Transpose; Parallel computing; Biorthogonal system; Wavelet; Lifting scheme; Architecture; Signal processing; Discrete wavelet transform; Second-generation wavelet transform; Algorithm; Factoring; Wavelet transform; Image processing; Digital signal processing; Computer hardware; Image (mathematics); Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.01234888625634963,"gpt":0.2919555562860069,"spread":0.2796066700296573,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001853788,0.0003044818,0.0005268974,0.0006161366,0.0005096262,0.0002744497,0.001795267,0.0002177127,0.000001967595],"category_scores_gemma":[0.000105101,0.0001946539,0.0001219539,0.0005069722,0.0003184055,0.000826826,0.0002056433,0.0004920116,9.597749e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005268728,"about_ca_system_score_gemma":0.0001757674,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002880923,"about_ca_topic_score_gemma":0.000001356021,"domain_scores_codex":[0.9977404,0.0001535392,0.0008739789,0.0003756752,0.0003709769,0.0004853728],"domain_scores_gemma":[0.997147,0.0004469179,0.001016381,0.000446876,0.000798545,0.0001442338],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003913087,0.000246828,0.00002055548,0.0002790839,0.00006550742,0.00001506913,0.0005416156,0.005675417,0.4408496,0.003550635,0.001600406,0.546764],"study_design_scores_gemma":[0.002237594,0.003572087,0.00001896524,0.001033123,0.0001590274,0.003531943,0.0005179849,0.7165228,0.2213841,0.03192829,0.01840376,0.0006903444],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01116673,0.006314889,0.9790827,0.00234293,0.0000804424,0.0006988875,0.00002859481,0.0002736268,0.00001119708],"genre_scores_gemma":[0.7732522,0.0000282847,0.2261227,0.0001862592,0.0002882282,0.0000633364,0.000002798703,0.00002890807,0.00002728941],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7620855,"threshold_uncertainty_score":0.7937756,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2121208961","doi":"10.1023/a:1015385120447","title":"A New Algorithm for the Elimination of Common Subexpressions in Hardware Implementation of Digital Filters by Using Genetic Programming","year":2002,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Constant (computer programming); Computer science; Multiplication (music); Genetic programming; Digital signal processing; Parallel computing; Algorithm; Mathematics; Computer hardware; Programming language; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.02961118696753076,"gpt":0.3054483298543305,"spread":0.2758371428867997,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00058104,0.0001337845,0.0002808975,0.0002905994,0.0001461502,0.0002052795,0.0005126614,0.00006038666,0.000002126883],"category_scores_gemma":[0.00002527849,0.00008737051,0.00007036668,0.000401193,0.000105139,0.001081054,0.00006777833,0.0001081399,8.210076e-8],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003765842,"about_ca_system_score_gemma":0.00006615104,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004634141,"about_ca_topic_score_gemma":0.000002917659,"domain_scores_codex":[0.9985305,0.00005631636,0.0008177608,0.0001335993,0.0002427729,0.0002190687],"domain_scores_gemma":[0.9981991,0.0003231193,0.000990419,0.0001234078,0.0003269327,0.00003700394],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001987662,0.00005198765,0.0001292225,0.0001302168,0.00003441985,0.000001126399,0.0009636988,0.0001006494,0.05725591,0.0000698155,0.0004951155,0.940748],"study_design_scores_gemma":[0.003465077,0.002927036,0.0001296834,0.001048127,0.0002340815,0.0004774391,0.00950622,0.7988845,0.1788068,0.003357574,0.0008290658,0.0003343887],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01529723,0.003088574,0.9803795,0.0004582113,0.0000459862,0.0006823749,0.00003128603,0.00001389156,0.000002919523],"genre_scores_gemma":[0.9620258,0.00003278489,0.03783882,0.00001325426,0.00003564719,0.00002270154,0.000003463351,0.0000121482,0.00001539879],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9467285,"threshold_uncertainty_score":0.3562866,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2013346672","doi":"10.1023/b:vlsi.0000042493.11467.64","title":"A Pipeline Architecture for Processing of DNA Microarrays Images","year":2004,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Gene expression and cancer classification","field":"Biochemistry, Genetics and Molecular Biology","cited_by":9,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Pipeline (software); DNA microarray; Computer science; Architecture; Computational biology; Computer architecture; Biology; Geography; Genetics; Operating system; Gene; Gene expression","retraction":null,"screen_n_in":null,"score":{"opus":0.0105186806678818,"gpt":0.2675127534273182,"spread":0.2569940727594364,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008370992,0.0001988178,0.0003549878,0.0002343385,0.0002177802,0.00005340825,0.0003699989,0.0002205663,0.000001172359],"category_scores_gemma":[0.00009722116,0.0001321728,0.0001192184,0.0002114869,0.0003255596,0.00002403454,0.00004963746,0.0001865223,1.671118e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001992777,"about_ca_system_score_gemma":0.000282284,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004584062,"about_ca_topic_score_gemma":0.000002108433,"domain_scores_codex":[0.9986812,0.0000533679,0.0006393039,0.0002185422,0.0001566249,0.0002509141],"domain_scores_gemma":[0.9980191,0.00003980078,0.0009237905,0.0001630909,0.0007964404,0.00005779129],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000519328,0.00006142871,0.00001588149,0.0005119171,0.00003656564,9.73124e-7,0.000154139,0.0003733995,0.9504966,0.00003174766,0.001269657,0.04652837],"study_design_scores_gemma":[0.001785951,0.001078216,0.00001034876,0.0005881779,0.00013376,0.0004770513,0.001282493,0.0003819465,0.9838616,0.002562628,0.007662412,0.0001754011],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07827195,0.02239108,0.8972083,0.001526397,0.00006233152,0.0004694979,0.0000226048,0.00001544863,0.00003238006],"genre_scores_gemma":[0.9927432,0.0001855196,0.006452322,0.00008150449,0.0003178346,0.00004265133,0.000008135974,0.00003254034,0.0001363048],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9144713,"threshold_uncertainty_score":0.5389848,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1587360322","doi":"10.1023/a:1022236132192","title":"Fast Fourier Transforms Using the Complex Logarithmic Number System","year":2003,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Ryerson University","keywords":"Logarithm; Fast Fourier transform; Arithmetic; Computer science; Point (geometry); Algorithm; Adder; Multiplication (music); Mathematics; Geometry; Telecommunications; Combinatorics","retraction":null,"screen_n_in":null,"score":{"opus":0.02984980384153831,"gpt":0.3035803363279219,"spread":0.2737305324863836,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003648296,0.00029456,0.000618434,0.0002014615,0.0008354636,0.0003938298,0.001183246,0.0001780661,0.000005083529],"category_scores_gemma":[0.00006799454,0.0001497127,0.0001606151,0.0007591275,0.0004678698,0.0006526276,0.00008376161,0.0005671256,0.000002392125],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000795286,"about_ca_system_score_gemma":0.0001804601,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002261526,"about_ca_topic_score_gemma":5.789144e-7,"domain_scores_codex":[0.9974191,0.000471184,0.0008991279,0.0002677897,0.0004208872,0.0005219457],"domain_scores_gemma":[0.997705,0.0004758588,0.0008247868,0.0003097605,0.0005745556,0.0001100462],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002304537,0.0002858221,0.0002388392,0.001618825,0.000558057,0.0001962468,0.00243062,0.00155763,0.2403753,0.06787271,0.0007945967,0.6838409],"study_design_scores_gemma":[0.002572853,0.001229789,0.00002316037,0.001405153,0.0004423056,0.02816281,0.008641158,0.8928662,0.02456462,0.02872061,0.01054215,0.0008292188],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.004817691,0.002971279,0.9903384,0.0009411137,0.0002383414,0.0004411091,0.000004249951,0.00008209731,0.000165745],"genre_scores_gemma":[0.8375643,0.00003018495,0.1620185,0.0001033437,0.0001900638,0.00001589635,1.976769e-7,0.00002823688,0.00004922945],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8913085,"threshold_uncertainty_score":0.6425795,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1987430645","doi":"10.1007/s11265-007-0051-z","title":"Real-time DSP and FPGA Implementation of Wiener LMS Based Multipath Channel Estimation in 3G CDMA Systems","year":2007,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Wireless Communication Networks Research","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Université du Québec à Trois-Rivières","funders":"National Science Council","keywords":"Computer science; Field-programmable gate array; Multipath propagation; Digital signal processing; Fast Fourier transform; Asynchronous communication; Real-time computing; Channel (broadcasting); Computer hardware; Embedded system; Algorithm; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.02015905416774294,"gpt":0.3233841795251259,"spread":0.303225125357383,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00570664,0.0001773601,0.000442949,0.0008457993,0.0002206063,0.000168667,0.0008238007,0.0001604403,0.000001187712],"category_scores_gemma":[0.00006686125,0.0001300269,0.00004267071,0.0007714875,0.0002568819,0.0007930064,0.0001604179,0.0003246525,5.473684e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008428197,"about_ca_system_score_gemma":0.0001810965,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002129991,"about_ca_topic_score_gemma":0.00001515652,"domain_scores_codex":[0.9976579,0.0002939631,0.001069078,0.0002041331,0.0004087809,0.00036617],"domain_scores_gemma":[0.9970399,0.0007506241,0.001120213,0.0002927075,0.0007200533,0.00007653413],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004974477,0.0002757548,0.0009689497,0.001632706,0.000126019,0.00004415334,0.00305198,0.03093816,0.5836138,0.00202214,0.0002728534,0.3765561],"study_design_scores_gemma":[0.001413286,0.0006024885,0.0004440114,0.0007956941,0.00002890538,0.0002641825,0.001586158,0.9649928,0.02892774,0.0007601571,0.00002854515,0.0001560382],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1346077,0.003317071,0.8608766,0.0005465577,0.00004522522,0.000545859,0.000003387398,0.00004048218,0.00001709861],"genre_scores_gemma":[0.990178,0.000136646,0.009565727,0.00001235915,0.00004786165,0.00002660909,0.000002222357,0.00001765793,0.00001293007],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9340546,"threshold_uncertainty_score":0.5302343,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2000095678","doi":"10.1007/s11265-007-0050-0","title":"A Novel Application-specific Instruction-set Processor Design Approach for Video Processing Acceleration","year":2007,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"CCD and CMOS Imaging Sensors","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Instruction set; Video processing; Overhead (engineering); Flexibility (engineering); Computer architecture; Set (abstract data type); Application-specific instruction-set processor; Embedded system; Hardware acceleration; Parallel computing; Computer hardware; Computer engineering; Field-programmable gate array; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.02574094647433939,"gpt":0.2606054465933372,"spread":0.2348645001189978,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002499704,0.0003633854,0.0005445044,0.0005842849,0.0005848045,0.0003060873,0.0004761257,0.0002451194,0.000001315649],"category_scores_gemma":[0.00005319998,0.0002757536,0.0001018063,0.0007862427,0.0002808863,0.0008026196,0.00002294754,0.0004767392,8.285001e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000110386,"about_ca_system_score_gemma":0.0001105187,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004357809,"about_ca_topic_score_gemma":0.000001210403,"domain_scores_codex":[0.997709,0.00003585143,0.001107891,0.000296998,0.0003166428,0.0005336379],"domain_scores_gemma":[0.9976991,0.0003062542,0.0007278362,0.0001805567,0.0009860409,0.000100245],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005508583,0.0001131523,0.00003533288,0.001978755,0.0001198492,0.000003284212,0.001045584,0.01915747,0.6987271,0.0003155729,0.0009337506,0.2770192],"study_design_scores_gemma":[0.003720966,0.000660761,0.00003199216,0.0007811136,0.0003392841,0.00361031,0.005669246,0.792689,0.1808732,0.002877498,0.007925138,0.0008214739],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01294291,0.0107937,0.9744518,0.0001518562,0.000112192,0.001234386,0.00001243139,0.000251355,0.00004931057],"genre_scores_gemma":[0.9406715,0.0001105946,0.0583302,0.00003827054,0.0005785924,0.0001467127,0.000007748873,0.00009189695,0.00002445851],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9277286,"threshold_uncertainty_score":0.9999695,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1516483814","doi":"10.1023/a:1008140025773","title":"A Low Power Approach to Floating Point Adder Design for DSP Applications","year":2001,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada; Concordia University","funders":"","keywords":"Adder; Computer science; Latency (audio); Critical path method; Low latency (capital markets); Logic gate; Parallel computing; Electronic engineering; Arithmetic; Algorithm; Mathematics; Engineering; Telecommunications; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.01398358778007979,"gpt":0.2414931252316599,"spread":0.2275095374515801,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002093384,0.000363135,0.0005997026,0.0006368607,0.0004407429,0.0001919954,0.0006435466,0.000255611,0.000005797381],"category_scores_gemma":[0.00007261432,0.000264183,0.0001190889,0.0007666152,0.000163818,0.0005822463,0.0000509518,0.0004356913,0.000006747195],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001100306,"about_ca_system_score_gemma":0.0001060789,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00000299027,"about_ca_topic_score_gemma":4.147736e-7,"domain_scores_codex":[0.9978082,0.00007289013,0.0009592938,0.000262316,0.0002810825,0.0006162779],"domain_scores_gemma":[0.9981402,0.0003999402,0.0004067165,0.0002597958,0.0006444217,0.0001489717],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0008350803,0.000365518,0.00005033423,0.002407581,0.000644504,0.00001854937,0.002831607,0.1187744,0.7541247,0.0009181845,0.01481044,0.1042191],"study_design_scores_gemma":[0.004701375,0.003441558,0.0000204664,0.001996823,0.0008465595,0.005093849,0.008035155,0.7746785,0.1701717,0.005850257,0.02348236,0.001681355],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00765939,0.005108079,0.9844223,0.000302213,0.0001112302,0.001925417,0.0000117439,0.0002419613,0.0002176876],"genre_scores_gemma":[0.9465551,0.00009060176,0.05233141,0.00008507893,0.0003399178,0.0004137933,0.000002487208,0.0001046195,0.0000769945],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9388957,"threshold_uncertainty_score":0.999981,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2137933077","doi":"10.1007/s11265-005-4840-y","title":"IEEE-Compliant IDCT on FPGA-Augmented TriMedia","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Field-programmable gate array; Computer science; Control reconfiguration; Decoding methods; Parallel computing; Computation; Computer architecture; Scheme (mathematics); Embedded system; Computer hardware; Algorithm; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02346918640776846,"gpt":0.2906256052965305,"spread":0.2671564188887621,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.003656857,0.0004059357,0.0008056759,0.0008883809,0.0004383832,0.0003537396,0.001935715,0.000304708,0.000004308803],"category_scores_gemma":[0.000101494,0.0002657674,0.0001706764,0.0007354013,0.0003280675,0.001040039,0.0001314579,0.0007245165,0.00001459005],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001545995,"about_ca_system_score_gemma":0.0002327988,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001237537,"about_ca_topic_score_gemma":0.000001734624,"domain_scores_codex":[0.9966754,0.0003502169,0.001361631,0.0003986008,0.0006151185,0.0005989989],"domain_scores_gemma":[0.9964377,0.0006385398,0.001474108,0.000501843,0.0007933409,0.0001545034],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004399671,0.0003595997,0.00002912756,0.0005670498,0.0002598194,0.000114545,0.001312976,0.0004013765,0.6057928,0.004531313,0.02276835,0.3634231],"study_design_scores_gemma":[0.003687683,0.006269539,0.00002065135,0.003592482,0.0002923678,0.008619334,0.001161631,0.1695575,0.7723379,0.0141081,0.01922639,0.001126439],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007784795,0.008522491,0.9788157,0.003238808,0.0002433315,0.0007852205,0.000005668423,0.0003609351,0.0002430948],"genre_scores_gemma":[0.9799198,0.0001078195,0.01881264,0.000275627,0.0005498953,0.00005417532,6.217727e-7,0.00004408929,0.0002353447],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.972135,"threshold_uncertainty_score":0.9999794,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1505157853","doi":"10.1023/a:1020268902913","title":"Polyphase Filter Approach for High Performance, FPGA-Based Quadrature Demodulation","year":2002,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Polyphase system; Field-programmable gate array; Bandwidth (computing); Electronic engineering; Computer science; Demodulation; Gate array; Finite impulse response; Digital signal processing; Digital filter; Computer hardware; Engineering; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02612282391356453,"gpt":0.2593217240537918,"spread":0.2331989001402273,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009872949,0.0002159548,0.0003376851,0.0004326678,0.0003705048,0.0004138235,0.0006570828,0.0001455171,0.000003527541],"category_scores_gemma":[0.00003398029,0.0001451583,0.00007993984,0.0004484036,0.0001285119,0.001536897,0.00004605982,0.0002202535,0.00000118608],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004111248,"about_ca_system_score_gemma":0.0000601856,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003312714,"about_ca_topic_score_gemma":1.917331e-7,"domain_scores_codex":[0.9984241,0.00007753397,0.0006538837,0.0002293991,0.0002755859,0.0003394766],"domain_scores_gemma":[0.998324,0.0001941676,0.0006983808,0.0001937725,0.0005223,0.00006741511],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005326208,0.0004497033,0.0001275779,0.001516189,0.0001696923,0.00001080691,0.0009144568,0.003084673,0.1974065,0.004031989,0.009390692,0.7823651],"study_design_scores_gemma":[0.002189073,0.001982098,0.00003209275,0.0002350442,0.0000972373,0.0004499821,0.0002111549,0.929402,0.06161313,0.002646933,0.000867424,0.0002738626],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01721066,0.001789833,0.9792613,0.0008987281,0.00009990326,0.0005963135,0.00001237496,0.00007252041,0.00005835107],"genre_scores_gemma":[0.9597953,0.00001695571,0.03962824,0.000183688,0.0001721303,0.00004853244,0.000007537896,0.0000204209,0.0001271684],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9425846,"threshold_uncertainty_score":0.5919383,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1543526270","doi":"10.1023/a:1021145919099","title":"Energy Efficient Adiabatic Multiplier-Accumulator Design","year":2003,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adiabatic process; Adiabatic circuit; Dissipation; Binary number; Computer science; Electronic engineering; Logic gate; Physics; Topology (electrical circuits); Mathematics; Logic synthesis; Arithmetic; Algorithm; Electrical engineering; Engineering; Logic family; Quantum mechanics","retraction":null,"screen_n_in":null,"score":{"opus":0.01260833450938492,"gpt":0.2287771664475561,"spread":0.2161688319381712,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002055655,0.0004045393,0.0006651737,0.0006465074,0.0003515997,0.000157693,0.0005178328,0.0002890938,0.00001251931],"category_scores_gemma":[0.00009647876,0.0002828885,0.0001133959,0.0006305505,0.0002878587,0.0003765432,0.00003243515,0.0004642383,0.000006580491],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001256397,"about_ca_system_score_gemma":0.0001548016,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00000507934,"about_ca_topic_score_gemma":6.032764e-7,"domain_scores_codex":[0.9976099,0.0001927144,0.0009999856,0.0002205848,0.0003536016,0.0006232464],"domain_scores_gemma":[0.9981956,0.0005006553,0.0004793246,0.0002493376,0.0004277585,0.0001472567],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003000743,0.0001819493,0.00008364009,0.001231668,0.0005426644,0.00007589711,0.001035077,0.3180707,0.6219754,0.001133655,0.004045202,0.051324],"study_design_scores_gemma":[0.001895105,0.0009197833,0.000006976063,0.0007273671,0.0003423863,0.001685324,0.0009415921,0.7729429,0.2138509,0.001085852,0.005032002,0.0005697993],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05048347,0.02593764,0.9224335,0.00006740164,0.00034059,0.0004308083,0.00000475722,0.0002074125,0.00009441043],"genre_scores_gemma":[0.9929568,0.0002753048,0.006358759,0.00003551741,0.0001682695,0.00005080858,7.271028e-7,0.00009362654,0.0000602122],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9424733,"threshold_uncertainty_score":0.9999623,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2017264709","doi":"10.1007/s11265-006-0001-1","title":"Buffer and Register Allocation for Memory Space Optimization","year":2007,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Université de Montréal; Université du Québec à Montréal; Polytechnique Montréal","funders":"","keywords":"Register allocation; Computer science; Translation lookaside buffer; Cache; Write buffer; Processor register; Parallel computing; CPU cache; Unix; Memory hierarchy; Operating system; Cache algorithms; Memory address; Physical address; Semiconductor memory","retraction":null,"screen_n_in":null,"score":{"opus":0.0154958766341676,"gpt":0.2778505323013062,"spread":0.2623546556671386,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003123665,0.0001654343,0.0002983934,0.0003954588,0.0003626908,0.0002245604,0.0004770784,0.0001652351,4.992032e-7],"category_scores_gemma":[0.0001115037,0.0001173672,0.00004960132,0.0003214142,0.0001804003,0.000595558,0.00008465056,0.0001868483,1.73021e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003555647,"about_ca_system_score_gemma":0.00007674466,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006085571,"about_ca_topic_score_gemma":8.271759e-7,"domain_scores_codex":[0.9986906,0.00007249855,0.0005877911,0.0002066363,0.0001800137,0.000262443],"domain_scores_gemma":[0.9977807,0.0003908171,0.0007721359,0.0001690873,0.0008335762,0.00005362727],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.001551126,0.0004063843,0.0002576683,0.002683786,0.0004026201,0.00004375702,0.005481868,0.1303418,0.156582,0.03466812,0.01396201,0.6536189],"study_design_scores_gemma":[0.001019348,0.0009091093,0.00001209268,0.0004262873,0.00008264882,0.0009470073,0.000498776,0.9606548,0.0273986,0.006598897,0.00119919,0.0002532412],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001727356,0.005328592,0.9901543,0.002072173,0.00008215024,0.0004463147,9.96656e-7,0.0001315314,0.00005660779],"genre_scores_gemma":[0.7304905,0.0001304366,0.2689381,0.0001208923,0.000146557,0.00001363385,0.000001055236,0.00001781061,0.0001410595],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.830313,"threshold_uncertainty_score":0.4786095,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1681298107","doi":"10.1023/a:1008135917341","title":"Power and Speed-Efficient Code Transformation of Video Compression Algorithms for RISC Processors","year":2001,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"McMaster University","keywords":"Computer science; Video decoder; Cache; Computer hardware; Bandwidth (computing); Software; Data compression; Embedded system; High memory; MPEG-4; Decoding methods; Parallel computing; Operating system; Computer network; Telecommunications; Coding (social sciences)","retraction":null,"screen_n_in":null,"score":{"opus":0.02298798773144987,"gpt":0.2864760452867369,"spread":0.263488057555287,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001853004,0.000273169,0.0006161785,0.0006132675,0.0004805919,0.0001941274,0.001046545,0.0002531908,0.000001682655],"category_scores_gemma":[0.0001233881,0.0001737509,0.0001104725,0.000575013,0.0004139853,0.000664964,0.0001594103,0.000356107,5.027196e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003148082,"about_ca_system_score_gemma":0.000105998,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006786409,"about_ca_topic_score_gemma":6.015927e-7,"domain_scores_codex":[0.9978079,0.00009596954,0.001025987,0.0002905277,0.0003904506,0.0003891855],"domain_scores_gemma":[0.9971367,0.0004240314,0.001192529,0.0002570753,0.0009113154,0.00007834702],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.001228543,0.0005241368,0.0002173951,0.002328879,0.0002418236,0.00002746738,0.00460709,0.005527699,0.4374311,0.005520542,0.002086894,0.5402584],"study_design_scores_gemma":[0.003356401,0.003132142,0.00005106751,0.002725901,0.0001829901,0.001928215,0.005032705,0.700372,0.2586247,0.01846218,0.005596143,0.0005355218],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09218698,0.01195687,0.8929968,0.001929133,0.0001139786,0.0006116713,0.00001049887,0.000150648,0.00004340114],"genre_scores_gemma":[0.9904431,0.0004035612,0.00897423,0.00003676719,0.00005077818,0.00002966928,8.109094e-7,0.00002012532,0.00004099985],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8982561,"threshold_uncertainty_score":0.7085354,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2102792919","doi":"10.1023/a:1022869805515","title":"Modeling of the Coding Gain of Joint Coding for Multi-Program Video Transmission","year":2003,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Communications Research Centre Canada","funders":"","keywords":"Computer science; Constant bitrate; Coding (social sciences); Statistical time division multiplexing; Multiplexing; Channel code; Variable-length code; Context-adaptive binary arithmetic coding; Channel (broadcasting); Coding gain; Bit rate; Theoretical computer science; Algorithm; Real-time computing; Decoding methods; Data compression; Variable bitrate; Computer network; Telecommunications; Statistics; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.05072885929433482,"gpt":0.301342746853878,"spread":0.2506138875595432,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002979655,0.0002691303,0.0007172474,0.0004563556,0.0005330552,0.0001194298,0.00143087,0.0002588623,8.594736e-7],"category_scores_gemma":[0.0003694314,0.0001537475,0.0002598229,0.0006545724,0.0003715219,0.0004191032,0.0001688605,0.0004613479,1.07384e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000387148,"about_ca_system_score_gemma":0.0001952157,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001109177,"about_ca_topic_score_gemma":6.284112e-7,"domain_scores_codex":[0.9974391,0.0002118436,0.001285763,0.0002807208,0.0003724564,0.0004101341],"domain_scores_gemma":[0.9969641,0.000374274,0.001337238,0.0003786983,0.0008860387,0.00005963673],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001439796,0.0002286667,0.00004407579,0.001471076,0.0001177374,0.000003793327,0.001031035,0.008635275,0.7511115,0.008762313,0.0001732484,0.2282773],"study_design_scores_gemma":[0.000958209,0.0006242038,0.000001834057,0.001963791,0.00008828782,0.0002437698,0.001440614,0.6627327,0.3240154,0.007599592,0.0001790054,0.0001526023],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01824794,0.008488171,0.9715786,0.0006751385,0.000138494,0.0007204217,0.000003602972,0.0001295681,0.00001808004],"genre_scores_gemma":[0.9269641,0.0001871962,0.07270702,0.00002177806,0.00002919792,0.0000452815,1.835123e-7,0.00002214572,0.0000230787],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9087162,"threshold_uncertainty_score":0.6269641,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2165989566","doi":"10.1007/s11265-006-0022-9","title":"Energy-efficient Hardware Accelerators for the SA-DCT and Its Inverse","year":2007,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"University of Calgary","keywords":"Computer science; Discrete cosine transform; Hardware acceleration; Embedded system; Efficient energy use; Energy consumption; Very-large-scale integration; Obstacle; Computer hardware; Abstraction; Energy (signal processing); Computer architecture; Computer engineering; Field-programmable gate array; Artificial intelligence; Electrical engineering; Image (mathematics); Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02590837384091779,"gpt":0.2742714613774903,"spread":0.2483630875365725,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002911048,0.0002634072,0.0004245406,0.0004765978,0.0009529982,0.0003498997,0.001475203,0.0002305758,0.0000010302],"category_scores_gemma":[0.0001775725,0.0001428832,0.0001062743,0.0005778203,0.0003323122,0.0004136977,0.0003408482,0.0004022044,5.597802e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004147657,"about_ca_system_score_gemma":0.0001208756,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009255217,"about_ca_topic_score_gemma":0.000002967768,"domain_scores_codex":[0.9981225,0.00007637751,0.0007120541,0.000292279,0.0003170419,0.000479797],"domain_scores_gemma":[0.9971417,0.001028781,0.0007856655,0.0002925901,0.0006645953,0.00008673615],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003677676,0.0001222562,0.00005308891,0.0004595213,0.0002010114,0.00004020466,0.001044922,0.001498835,0.1116,0.01758487,0.005167244,0.8618603],"study_design_scores_gemma":[0.00177819,0.001522178,0.00002639663,0.0009260362,0.0002122552,0.001861384,0.004741071,0.7500584,0.2125657,0.01376375,0.01204821,0.0004964732],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02584194,0.02768346,0.9431062,0.002584253,0.0002135818,0.0003670775,0.000004357452,0.0001814029,0.00001774463],"genre_scores_gemma":[0.9954738,0.0002999213,0.003770507,0.0001685155,0.0001363249,0.00003630383,2.682468e-7,0.00002051245,0.00009383286],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9696319,"threshold_uncertainty_score":0.7329788,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1997343952","doi":"10.1007/s11265-005-4161-1","title":"A Computational Memory Architecture for MPEG-4 Applications with Mobile Devices","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Block (permutation group theory); Encoder; Pixel; Computer hardware; Frame (networking); Motion estimation; Block size; Architecture; CMOS; Clock rate; Frame rate; Process (computing); Embedded system; Real-time computing; Electronic engineering; Artificial intelligence; Engineering; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.01129865864115828,"gpt":0.2661542212039765,"spread":0.2548555625628183,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009312376,0.0002268254,0.0004007853,0.000450224,0.0006007264,0.0002528673,0.001268574,0.0001584824,0.000001220934],"category_scores_gemma":[0.0000302659,0.0001348207,0.00008320336,0.0004905098,0.0003354833,0.0005000551,0.0001385382,0.0003631261,0.000001236017],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003610125,"about_ca_system_score_gemma":0.0001821063,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003059917,"about_ca_topic_score_gemma":0.000002668,"domain_scores_codex":[0.9984743,0.00006340976,0.0005781468,0.0002734699,0.0002889949,0.0003216765],"domain_scores_gemma":[0.9975498,0.0005877069,0.0007808583,0.0002543778,0.0007641104,0.00006313499],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002093168,0.0001483004,0.00003658794,0.0004883252,0.0001385408,0.000005340225,0.0006280841,0.04074743,0.01609858,0.004366665,0.001689681,0.9354432],"study_design_scores_gemma":[0.005548966,0.00651888,0.00003458152,0.002321853,0.0004939596,0.007798278,0.006216439,0.7030975,0.07016587,0.1020068,0.09447481,0.001322143],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005410129,0.01181566,0.9778252,0.003827742,0.00003026647,0.0008182753,0.000007675371,0.0002366172,0.00002839729],"genre_scores_gemma":[0.8685687,0.00003504182,0.1306733,0.0001395624,0.0001696564,0.0003327295,0.000001257328,0.00001893151,0.00006088459],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.934121,"threshold_uncertainty_score":0.5497827,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1975304868","doi":"10.1023/b:vlsi.0000017006.75431.c7","title":"A Low Power Architecture for HASM Motion Tracking","year":2004,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Affine transformation; Motion estimation; Motion compensation; Motion vector; Mesh networking; Computer vision; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.01640482565926054,"gpt":0.2644000435190492,"spread":0.2479952178597887,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001473246,0.0002681541,0.0004854829,0.0005911546,0.0005981074,0.0003739543,0.001398542,0.0002763969,9.138819e-7],"category_scores_gemma":[0.0001976748,0.0001705322,0.0001546688,0.0005144958,0.0002940533,0.0006784666,0.0001692937,0.0005319434,9.764912e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006476709,"about_ca_system_score_gemma":0.0001545463,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006362077,"about_ca_topic_score_gemma":0.000001327488,"domain_scores_codex":[0.9981682,0.0000717497,0.0007119536,0.0003028587,0.0003011266,0.0004441112],"domain_scores_gemma":[0.9977835,0.000309769,0.0008492901,0.0003083848,0.0006806244,0.00006841298],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002204475,0.0001721581,0.00001553002,0.0005243173,0.000104446,0.0000292101,0.00119554,0.003762046,0.2999789,0.008846325,0.0007294157,0.6844217],"study_design_scores_gemma":[0.004513336,0.004262897,0.0000290705,0.003631998,0.0001936345,0.005248435,0.002623434,0.03158733,0.609768,0.3338103,0.003548629,0.000782948],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01740232,0.006566877,0.9691742,0.005895298,0.0001808565,0.0004689919,0.000004079942,0.0002885383,0.00001880607],"genre_scores_gemma":[0.9747623,0.00004966103,0.02486834,0.0001047863,0.0001164441,0.00004544163,4.431693e-7,0.00002431666,0.00002822988],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.95736,"threshold_uncertainty_score":0.6954103,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}