{"id":"W1744255396","doi":"10.1109/pacrim.1999.799568","title":"A VHDL library for current-mode CMOS multiple-valued logic","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan; CMC Microsystems","keywords":"VHDL; Adder; Computer science; CMOS; Logic synthesis; Logic gate; Logic family; Electronic engineering; Computer architecture; Arithmetic; Computer hardware; Algorithm; Mathematics; Engineering; Field-programmable gate array","routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009526486,0.001157734,0.0006173254,0.001333351,0.0005567757,0.001745858,0.002528091,0.0008298829,0.02235446],"category_scores_gemma":[0.002421755,0.0008095002,0.0009236095,0.0008296425,0.0003891896,0.001273043,0.0008004168,0.001945089,0.01258177],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009201628,"about_ca_system_score_gemma":0.001421756,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002016314,"about_ca_topic_score_gemma":0.002639695,"domain_scores_codex":[0.9991009,0.0001323227,0.0001326687,0.00006955863,0.0004790632,0.00008552463],"domain_scores_gemma":[0.9989616,0.0002927613,0.00009063505,0.0001822638,0.00043953,0.0000332194],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005374518,0.0002983413,0.001163699,0.002495846,0.0002074167,0.001099499,0.0005409351,0.181455,0.07332737,0.1415182,0.1168701,0.4804861],"study_design_scores_gemma":[0.0002635891,0.0002932146,0.0003536278,0.0003620212,0.0001076823,0.001307452,0.00007240015,0.379624,0.08953717,0.04757508,0.4803603,0.0001436069],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001086866,0.0003067922,0.9601177,0.0001021436,0.00008096821,0.0001853427,0.002554353,0.0244706,0.0110952],"genre_scores_gemma":[0.08010313,0.001726929,0.8624449,0.0006019712,0.0001166641,0.001640912,0.01625169,0.006186499,0.03092731],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.02235446,"threshold_uncertainty_score":0.07478309,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01991829412467395,"score_gpt":0.2423251346378513,"score_spread":0.2224068405131773,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}