{"id":"W1981194455","doi":"10.1109/mwscas.2012.6291956","title":"A 30–40 GHz fractional-N frequency synthesizer development using a Verilog-A high-level design methodology","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Phase noise; Frequency synthesizer; dBc; Electronic engineering; Direct digital synthesizer; Computer science; PLL multibit; Transfer function; CMOS; Noise (video); Linearity; Control theory (sociology); Electrical engineering; Engineering","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007613799,0.0003992919,0.000232304,0.0003319251,0.0003350577,0.0006203714,0.0006724653,0.0003423272,0.005634039],"category_scores_gemma":[0.0009357977,0.0003047992,0.0004251368,0.0001193477,0.000280597,0.0004759321,0.0002552477,0.0005381623,0.00190467],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005479682,"about_ca_system_score_gemma":0.001251776,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001570046,"about_ca_topic_score_gemma":0.002379251,"domain_scores_codex":[0.9995102,0.00009677924,0.00003508924,0.0000644781,0.0002514817,0.00004205913],"domain_scores_gemma":[0.9996077,0.0001406216,0.00005275983,0.00006483897,0.000116101,0.0000180254],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000272931,0.0002428965,0.001332075,0.0007149759,0.000112892,0.0007900232,0.000488812,0.1274735,0.4595463,0.04319753,0.007529334,0.3582987],"study_design_scores_gemma":[0.0002775083,0.00135009,0.00145152,0.0002155531,0.0001163892,0.001653794,0.00009020928,0.5137531,0.3445183,0.01000409,0.126479,0.00009052841],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01576816,0.0001015422,0.9735304,0.0001349092,0.0000452567,0.0003038902,0.0001371263,0.003486806,0.006491811],"genre_scores_gemma":[0.1777457,0.0001980355,0.813487,0.0001399278,0.00002161685,0.0003535163,0.0002933019,0.0002779107,0.007482973],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.005634039,"threshold_uncertainty_score":0.01884776,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.3240402828491551,"score_gpt":0.3429515413472873,"score_spread":0.01891125849813219,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}