{"id":"W1990050178","doi":"10.1109/rsp.2014.6966895","title":"System-on-chip processor using different FPGA architectures in the VTR CAD flow","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of New Brunswick","funders":"CMC Microsystems","keywords":"Field-programmable gate array; Verilog; Adder; Computer science; Routing (electronic design automation); Embedded system; Block (permutation group theory); Design flow; Computer architecture; Computer hardware; Electronic design automation; FPGA prototype; Gate array","routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001871146,0.0001614662,0.000164435,0.0001027268,0.00004420444,0.00004569945,0.0002173176,0.00006805533,0.000009672519],"category_scores_gemma":[0.00001866389,0.00009152405,0.00004188504,0.0001050326,0.0000149556,0.00001942647,0.00001327214,0.0001989329,0.000009143618],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004516388,"about_ca_system_score_gemma":0.000003977745,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003079923,"about_ca_topic_score_gemma":0.00004827593,"domain_scores_codex":[0.9992679,0.00006082292,0.000163457,0.0001297717,0.0001569074,0.0002211331],"domain_scores_gemma":[0.9996154,0.00009256342,0.00001480798,0.0002368803,0.000009316846,0.00003107302],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001140907,0.000501004,0.007263748,0.006343071,0.0002288069,0.0000837898,0.01409444,0.4936929,0.1034093,0.03066416,0.008136793,0.3354679],"study_design_scores_gemma":[0.0003495541,0.0001249955,0.003951833,0.0003689351,0.00002066281,0.00004171193,0.0002405814,0.9080805,0.08408322,0.001649664,0.0006320514,0.0004562835],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7692187,0.0000986882,0.2047763,0.00006139068,0.0001370923,0.000439337,0.000003666577,0.0009754601,0.02428942],"genre_scores_gemma":[0.9983748,0.000002469706,0.001290498,0.0001054375,0.0001236638,0.00004787462,0.000001445309,0.00002618936,0.00002761678],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4143876,"threshold_uncertainty_score":0.3732242,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01441738813213177,"score_gpt":0.2202756995175964,"score_spread":0.2058583113854646,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}