{"id":"W1990050178","doi":"10.1109/rsp.2014.6966895","title":"System-on-chip processor using different FPGA architectures in the VTR CAD flow","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of New Brunswick","funders":"CMC Microsystems","keywords":"Field-programmable gate array; Verilog; Adder; Computer science; Routing (electronic design automation); Embedded system; Block (permutation group theory); Design flow; Computer architecture; Computer hardware; Electronic design automation; FPGA prototype; Gate array","routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006100909,0.0004854244,0.0002416683,0.00039816,0.0001816977,0.0006421057,0.0005424856,0.0002831924,0.01075254],"category_scores_gemma":[0.001276012,0.0001974241,0.0002050006,0.0003439224,0.0002281858,0.0005775583,0.0002691623,0.0004248994,0.001434867],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003293476,"about_ca_system_score_gemma":0.0004262046,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006979639,"about_ca_topic_score_gemma":0.001258111,"domain_scores_codex":[0.9995828,0.0001159269,0.00003075895,0.00006622192,0.0001488024,0.00005539838],"domain_scores_gemma":[0.9994491,0.0002692651,0.00003852351,0.0001366452,0.00009319904,0.00001333558],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0009392954,0.00029553,0.002748273,0.0009283386,0.0000761764,0.0007750197,0.000354351,0.09151257,0.236877,0.03328525,0.008538324,0.6236698],"study_design_scores_gemma":[0.0004558108,0.003946623,0.007353291,0.0003436063,0.0001457809,0.001996301,0.000224802,0.3306378,0.471453,0.01464629,0.1686371,0.0001596103],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1842419,0.000659669,0.7650778,0.0002425261,0.0001553537,0.0009255838,0.0006763145,0.01134921,0.03667169],"genre_scores_gemma":[0.577863,0.0004652627,0.4072468,0.0002605304,0.00001646182,0.0004399821,0.0007001903,0.0006547279,0.01235304],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01075254,"threshold_uncertainty_score":0.03597081,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01441738813213177,"score_gpt":0.2202756995175964,"score_spread":0.2058583113854646,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}