{"id":"W2015416102","doi":"10.1109/cjece.2008.4621792","title":"High-level FSMD design and automated clock gating with CoDeL","year":2008,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Clock gating; Computer science; Embedded system; Digital signal processing; Benchmark (surveying); Power gating; Computer hardware; Computer architecture; Very-large-scale integration; Clock signal; Engineering; Transistor; Synchronous circuit","routes":{"ca_aff":true,"ca_fund":true,"ca_venue":true,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004199891,0.0004136168,0.0002871866,0.0006195563,0.0003446839,0.0006454992,0.0008541368,0.0004364197,0.00439999],"category_scores_gemma":[0.001061663,0.0002100096,0.0002510159,0.0003384252,0.0003557125,0.0004328994,0.0003053451,0.000440685,0.0006366513],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008829172,"about_ca_system_score_gemma":0.001309237,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002269414,"about_ca_topic_score_gemma":0.003940873,"domain_scores_codex":[0.9996686,0.00006767437,0.00001504907,0.00003416503,0.000176534,0.00003800883],"domain_scores_gemma":[0.9995654,0.0001551033,0.00004964987,0.00007150673,0.0001444294,0.00001390135],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003401209,0.0001611626,0.002449872,0.0005985711,0.00008024347,0.0004607979,0.0004459597,0.4067422,0.135291,0.07061999,0.01640579,0.3664042],"study_design_scores_gemma":[0.0001107718,0.0002983759,0.000478389,0.00005082491,0.00002656342,0.0002306199,0.00003400593,0.8807742,0.0782202,0.006049274,0.03369394,0.00003287059],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.04408935,0.0002797239,0.9380495,0.0001779898,0.00007150241,0.0001515324,0.0002034835,0.005214758,0.01176212],"genre_scores_gemma":[0.4786882,0.0001281995,0.5156634,0.00016673,0.00002450598,0.0002822173,0.0003337465,0.0004619749,0.004251106],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.00439999,"threshold_uncertainty_score":0.01471943,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.00969787613585721,"score_gpt":0.1484691418578956,"score_spread":0.1387712657220384,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}