{"id":"W2015416102","doi":"10.1109/cjece.2008.4621792","title":"High-level FSMD design and automated clock gating with CoDeL","year":2008,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Clock gating; Computer science; Embedded system; Digital signal processing; Benchmark (surveying); Power gating; Computer hardware; Computer architecture; Very-large-scale integration; Clock signal; Engineering; Transistor; Synchronous circuit","routes":{"ca_aff":true,"ca_fund":true,"ca_venue":true,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001111521,0.0001994244,0.0002817766,0.0003333258,0.0001017732,0.00005744199,0.0001189751,0.00007472553,0.000003375519],"category_scores_gemma":[0.00001228963,0.000172375,0.00002508856,0.0003290569,0.00003418447,0.0002058098,0.000007145123,0.0003342473,0.00000140153],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000101148,"about_ca_system_score_gemma":0.0001565338,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008903439,"about_ca_topic_score_gemma":0.00002589754,"domain_scores_codex":[0.9990592,0.00001339512,0.0002754767,0.0001138116,0.0001243327,0.0004137547],"domain_scores_gemma":[0.999172,0.00009777034,0.0000407299,0.00007480048,0.00006960542,0.0005450402],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001009975,0.000005222704,0.001145203,0.00004280887,0.0001109055,0.000550446,0.0003055737,0.9902372,0.00076656,0.0002603813,0.001782292,0.004783295],"study_design_scores_gemma":[0.0005152323,0.0002688179,0.01015741,0.00008389542,0.00001791128,0.002220294,0.000001701624,0.9851968,0.0009186739,0.000009456727,0.0003683133,0.0002415364],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4805453,0.001034584,0.5180601,0.00002496268,0.0001501331,0.00006294819,0.000001393951,0.0001121571,0.000008381889],"genre_scores_gemma":[0.9212302,0.00008298394,0.07843565,0.00003572142,0.0001698079,0.000001869083,6.674035e-7,0.00003608753,0.00000698937],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.4406849,"threshold_uncertainty_score":0.7029249,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.00969787613585721,"score_gpt":0.1484691418578956,"score_spread":0.1387712657220384,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}