{"id":"W2057433396","doi":"10.1109/tvlsi.2014.2309439","title":"Functional Constraint Extraction From Register Transfer Level for ATPG","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Automatic test pattern generation; Computer science; VHDL; Code coverage; Register-transfer level; Process (computing); Reduction (mathematics); Functional verification; Hardware description language; Computer engineering; Scan chain; Design for testing; Fault coverage; Formal verification; Algorithm; Embedded system; Reliability engineering; Logic synthesis; Logic gate; Integrated circuit; Programming language; Engineering; Field-programmable gate array; Software; Testability; Electronic circuit","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007657951,0.0003561732,0.0003931919,0.0002712194,0.0006323123,0.000426144,0.0003935925,0.0002368081,0.00008283614],"category_scores_gemma":[0.00003093293,0.000331918,0.0003539488,0.0003317792,0.00007135432,0.001053753,0.000001793343,0.0004226261,0.0001518892],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001955215,"about_ca_system_score_gemma":0.000111897,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002543945,"about_ca_topic_score_gemma":0.0005268333,"domain_scores_codex":[0.9972212,0.0002407221,0.0007421185,0.0007992918,0.0005351256,0.0004615214],"domain_scores_gemma":[0.9980745,0.0006214686,0.0001448518,0.0006203077,0.0003569534,0.0001818725],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001254726,0.002193876,0.0002776373,0.000302143,0.0005504561,0.000017109,0.004618447,0.0555505,0.1560661,0.03653174,0.008545915,0.7352206],"study_design_scores_gemma":[0.003098495,0.0005067474,0.0009943102,0.0005803462,0.0001338122,0.0001453175,0.001074255,0.9213828,0.04873392,0.001078861,0.02121521,0.001055893],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008079158,0.00003605571,0.983899,0.0004151879,0.005098967,0.0006043998,0.0003520189,0.0004242619,0.001090965],"genre_scores_gemma":[0.9946849,0.000006341834,0.002233238,0.0004015454,0.00050557,0.000287994,0.00007351823,0.00003551461,0.001771329],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9866058,"threshold_uncertainty_score":0.9999133,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.05270942477915494,"score_gpt":0.2555873187919489,"score_spread":0.202877894012794,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}