{"id":"W2078819445","doi":"10.5555/1950815.1950884","title":"From RTL to silicon: the case for automated debug","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"ca_institutions":"Vennsa Technologies (Canada); University of Toronto","funders":"","keywords":"Debugging; Computer science; Automation; Embedded system; Design flow; Electronic design automation; Scalability; Key (lock); Task (project management); Bridge (graph theory); Very-large-scale integration; Computer architecture; Process (computing); System on a chip; Software engineering; Integrated circuit design; Root cause; Reliability engineering; Engineering; Systems engineering; Operating system","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001382248,0.00006812242,0.00006853313,0.00002331587,0.000151131,0.00007860159,0.0005269774,0.00002284193,0.00003975931],"category_scores_gemma":[0.00007607035,0.00004232142,0.00003697781,0.0001610319,0.00001163855,0.0001341931,0.000106825,0.00003353876,0.0001008848],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000008196148,"about_ca_system_score_gemma":0.00002223307,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001833445,"about_ca_topic_score_gemma":0.0002415906,"domain_scores_codex":[0.9994237,0.00001874834,0.0001095477,0.0002133311,0.00005104662,0.0001835928],"domain_scores_gemma":[0.9993021,0.0001815472,0.00002439561,0.0003710813,0.00004573348,0.00007512453],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001156462,0.0001336696,0.001878581,0.00001286153,0.00006460185,0.00124385,0.01830467,0.0000638263,0.005322728,0.07573521,0.04705773,0.8501811],"study_design_scores_gemma":[0.0003384633,0.000142325,0.003640448,0.00001865007,0.00001457483,0.0005036572,0.0004727516,0.9707537,0.009169812,0.01211478,0.002505535,0.0003253201],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1898419,0.00002407498,0.7976409,0.0009985566,0.000269324,0.0002420886,0.000004841193,0.001376161,0.009602237],"genre_scores_gemma":[0.9798362,1.076879e-7,0.01826026,0.001613138,0.00007535513,0.00002010894,6.312006e-7,0.000004583542,0.0001896368],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9706898,"threshold_uncertainty_score":0.2771632,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.06272238305909147,"score_gpt":0.269311583969338,"score_spread":0.2065892009102465,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}