{"id":"W2078819445","doi":"10.5555/1950815.1950884","title":"From RTL to silicon: the case for automated debug","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"ca_institutions":"Vennsa Technologies (Canada); University of Toronto","funders":"","keywords":"Debugging; Computer science; Automation; Embedded system; Design flow; Electronic design automation; Scalability; Key (lock); Task (project management); Bridge (graph theory); Very-large-scale integration; Computer architecture; Process (computing); System on a chip; Software engineering; Integrated circuit design; Root cause; Reliability engineering; Engineering; Systems engineering; Operating system","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.008016862,0.000435532,0.0004783497,0.001122713,0.001213979,0.004973012,0.001807989,0.003448835,0.006666414],"category_scores_gemma":[0.02429605,0.0004941478,0.0003741354,0.0006924417,0.005161575,0.008453066,0.00261614,0.004692866,0.002402586],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001036324,"about_ca_system_score_gemma":0.001766908,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007525628,"about_ca_topic_score_gemma":0.0008981815,"domain_scores_codex":[0.9922332,0.003903963,0.0002496015,0.0005812233,0.002451683,0.0005803631],"domain_scores_gemma":[0.9687749,0.01843291,0.001555505,0.007651122,0.002778939,0.0008066261],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003673403,0.0001374963,0.00401694,0.0004281293,0.00002770664,0.001305066,0.00144875,0.01795642,0.005136859,0.4530271,0.03678172,0.4793665],"study_design_scores_gemma":[0.0001241909,0.0003340461,0.001512557,0.0008018667,0.00003364687,0.002260406,0.001126383,0.05508438,0.01086917,0.5807413,0.3470199,0.00009208666],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06176054,0.01561999,0.592905,0.1898501,0.001954272,0.000167124,0.0002666229,0.006296497,0.1311799],"genre_scores_gemma":[0.7710464,0.005685062,0.1954477,0.01328697,0.0008219945,0.0001801662,0.0001655308,0.0007872153,0.01257899],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.008016862,"threshold_uncertainty_score":0.04239774,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.06272238305909147,"score_gpt":0.269311583969338,"score_spread":0.2065892009102465,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}