{"id":"W2091496722","doi":"10.1117/12.759454","title":"A CAD tool for the automatic generation of synthesizable parallel prefix adders in VHDL","year":2007,"lang":"en","type":"article","venue":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"ca_institutions":"Concordia University","funders":"","keywords":"VHDL; Adder; Computer science; Parallel computing; Prefix; Computer architecture; Very-large-scale integration; Hardware description language; Electronic design automation; Logic synthesis; Computer hardware; Arithmetic; Field-programmable gate array; Embedded system; Logic gate; Algorithm; Telecommunications; Mathematics","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001736147,0.0002264518,0.000327345,0.0001370532,0.00009558559,0.0001103634,0.001436919,0.00015057,0.000002234816],"category_scores_gemma":[0.0007432536,0.0001706835,0.0003860132,0.0004272446,0.0001309687,0.000527122,0.0001734497,0.0001866795,3.137674e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001152833,"about_ca_system_score_gemma":0.00004846896,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001485578,"about_ca_topic_score_gemma":5.015907e-7,"domain_scores_codex":[0.9979568,3.470873e-8,0.0008217325,0.0003336713,0.0005263626,0.0003614258],"domain_scores_gemma":[0.9978215,0.0004741494,0.0004555767,0.00009659306,0.001098149,0.00005409865],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005152715,0.0001799979,0.0003663435,0.0004952349,0.0002567862,7.207229e-8,0.0007715455,0.0102838,0.1250152,0.8544583,0.005305499,0.002815635],"study_design_scores_gemma":[0.0005909392,0.0001801405,0.0006062494,0.0001981463,0.00004186571,0.000005518767,0.0002619714,0.9027557,0.09286073,0.001726531,0.0005631694,0.0002090401],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"methods","genre_scores_codex":[0.9037601,0.0001229805,0.0928879,0.001537653,0.0001638385,0.0008736928,0.000008748164,0.0001311466,0.0005138833],"genre_scores_gemma":[0.3502613,0.00005916233,0.6491615,0.00009095277,0.0001535899,0.0001639791,0.00000282491,0.00002506034,0.00008173609],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8924719,"threshold_uncertainty_score":0.6960271,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01751938504465536,"score_gpt":0.2451101118133894,"score_spread":0.227590726768734,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}