{"id":"W2091496722","doi":"10.1117/12.759454","title":"A CAD tool for the automatic generation of synthesizable parallel prefix adders in VHDL","year":2007,"lang":"en","type":"article","venue":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"ca_institutions":"Concordia University","funders":"","keywords":"VHDL; Adder; Computer science; Parallel computing; Prefix; Computer architecture; Very-large-scale integration; Hardware description language; Electronic design automation; Logic synthesis; Computer hardware; Arithmetic; Field-programmable gate array; Embedded system; Logic gate; Algorithm; Telecommunications; Mathematics","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005908402,0.0008295299,0.0004439722,0.0008875499,0.0003251936,0.0006658644,0.001069227,0.0005141,0.01224419],"category_scores_gemma":[0.001735762,0.000618228,0.000503415,0.0004164192,0.0002695316,0.0005314866,0.0004178598,0.001030503,0.002686728],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004150615,"about_ca_system_score_gemma":0.0006814207,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001218327,"about_ca_topic_score_gemma":0.001353665,"domain_scores_codex":[0.9995135,0.00006320297,0.00004606273,0.00004212655,0.0002903593,0.00004473776],"domain_scores_gemma":[0.9992377,0.0003953569,0.00004849762,0.000104382,0.0001952907,0.00001884572],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002912694,0.0001748522,0.001204359,0.001463902,0.0001290826,0.0009834684,0.000426476,0.2039066,0.1888313,0.04198376,0.03355697,0.5270479],"study_design_scores_gemma":[0.0002724644,0.0003626929,0.0006349591,0.0002011738,0.000105205,0.001542242,0.00007553313,0.6172631,0.2076934,0.01008673,0.161641,0.0001214327],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.004047989,0.0001183375,0.9798148,0.00004520084,0.00005975702,0.00009895631,0.0004364812,0.01117934,0.004199167],"genre_scores_gemma":[0.1076605,0.0003819961,0.881559,0.0001208608,0.00002766458,0.0005217273,0.001701793,0.002080476,0.005945941],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.01224419,"threshold_uncertainty_score":0.04096091,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01751938504465536,"score_gpt":0.2451101118133894,"score_spread":0.227590726768734,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}