{"id":"W2103135389","doi":"10.1109/ccece.2007.28","title":"Low-Level VHDL Modeling of Digital-to-Analog Converter","year":2007,"lang":"en","type":"article","venue":"","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Cadence; VHDL-AMS; VHDL; Computer science; Digital-to-analog converter; Hardware description language; Electronic engineering; Mixed-signal integrated circuit; Analog-to-digital converter; Integrated circuit; Computer hardware; Field-programmable gate array; Electrical engineering; Engineering; Voltage","routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003353803,0.0004938252,0.0003093303,0.0005164418,0.0003509234,0.001071654,0.001348334,0.0004899129,0.004396718],"category_scores_gemma":[0.0007871685,0.0002769109,0.0004732407,0.0002581457,0.0002467212,0.0005554815,0.0002943035,0.0007700766,0.00162958],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006695027,"about_ca_system_score_gemma":0.0008788049,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002907226,"about_ca_topic_score_gemma":0.002176346,"domain_scores_codex":[0.9995272,0.00009045575,0.00003736363,0.00003859611,0.000253718,0.00005268027],"domain_scores_gemma":[0.9996786,0.00008449287,0.00002048057,0.00006020773,0.0001458297,0.00001038757],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001519111,0.00009361932,0.001056517,0.0004455586,0.00006241044,0.0003548074,0.0001942261,0.8120288,0.06219775,0.04059232,0.003680289,0.07914174],"study_design_scores_gemma":[0.00002921324,0.00009571482,0.0001630751,0.00002937779,0.00002835973,0.0001794314,0.00002002868,0.9356407,0.03828645,0.00514578,0.02036662,0.00001528778],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00946307,0.0002111109,0.9753736,0.0001168898,0.00006722318,0.0001369228,0.0003968186,0.002899522,0.01133473],"genre_scores_gemma":[0.5453759,0.0009139346,0.4327693,0.0002531853,0.00006835693,0.0004872626,0.001200813,0.0004999915,0.01843131],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004396718,"threshold_uncertainty_score":0.01470846,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.03159846929145715,"score_gpt":0.22187578540578,"score_spread":0.1902773161143229,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}