{"id":"W2104985396","doi":"10.1109/iscas.2008.4541390","title":"Minimization of I/O Delay in the architectural synthesis of DSP data flow graphs","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Digital signal processing; Overhead (engineering); Schedule; Parallel computing; Data flow diagram; Minification; Throughput; Scheme (mathematics); Data-flow analysis; Signal-flow graph; Embedded system; Algorithm; Computer hardware; Mathematics; Telecommunications; Engineering","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004097867,0.0006370853,0.0002734241,0.0006781565,0.000391942,0.0003516301,0.0005721974,0.0001835802,0.0007846764],"category_scores_gemma":[0.001073139,0.0002002833,0.0003103749,0.0005565422,0.0003252321,0.0005221395,0.000335819,0.0004129664,0.0001130889],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006208447,"about_ca_system_score_gemma":0.001140857,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001073498,"about_ca_topic_score_gemma":0.002517219,"domain_scores_codex":[0.9997495,0.00005178515,0.00001780234,0.00004658702,0.00009493968,0.00003943155],"domain_scores_gemma":[0.9995726,0.0001952109,0.00008756355,0.00005248302,0.00007519782,0.00001694026],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002908973,0.00009368856,0.001371177,0.0003786288,0.00004397364,0.00009945684,0.0001617708,0.3502568,0.1792381,0.02538839,0.0008420752,0.4418349],"study_design_scores_gemma":[0.00004988158,0.0007568554,0.0009206358,0.00004335969,0.00009805067,0.0002049275,0.00008104242,0.7792571,0.1966052,0.01488503,0.00706781,0.00003010601],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06401194,0.0003691881,0.9326016,0.00006658954,0.00002349523,0.00005026337,0.00003161683,0.0003741807,0.002471064],"genre_scores_gemma":[0.4823155,0.0003890404,0.5157846,0.00004599064,0.00003136774,0.00007818863,0.00009405167,0.0001631062,0.001098043],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001073498,"threshold_uncertainty_score":0.004504561,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.05183055846712822,"score_gpt":0.2664095129336341,"score_spread":0.2145789544665059,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}