{"id":"W2105014900","doi":"10.1109/iscas.2008.4541723","title":"An alias-locked loop frequency synthesis architecture","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Phase-locked loop; Alias; Frequency divider; Loop (graph theory); Aliasing; Computer science; CMOS; Delay-locked loop; Electronic engineering; Engineering; Filter (signal processing); Telecommunications; Jitter; Mathematics","routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001574526,0.000264256,0.0002095847,0.0001807289,0.0002652288,0.0004421972,0.0004286103,0.0003098229,0.003159015],"category_scores_gemma":[0.0003182613,0.0001123547,0.0001962648,0.0001226059,0.0002193854,0.0005319336,0.0002215676,0.0003427135,0.0006151728],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002647003,"about_ca_system_score_gemma":0.0003546811,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000591152,"about_ca_topic_score_gemma":0.0007635335,"domain_scores_codex":[0.9998825,0.00002131558,0.000007215979,0.0000274378,0.00004623688,0.00001522323],"domain_scores_gemma":[0.9998931,0.00003133403,0.00001400418,0.00002031855,0.00003259995,0.000008767715],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004827623,0.0001626057,0.001410085,0.0003537316,0.00008694256,0.0003461073,0.0003302582,0.1068079,0.4640388,0.09287264,0.002741489,0.3303667],"study_design_scores_gemma":[0.0001244829,0.0006833114,0.0004184255,0.0000418545,0.0001022984,0.0006505483,0.00004188369,0.685705,0.2371972,0.01743894,0.05755449,0.00004162335],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03141426,0.0001855384,0.9553424,0.0001679016,0.00009286289,0.00005714786,0.00005940923,0.002056405,0.01062408],"genre_scores_gemma":[0.7284759,0.0003205827,0.2609349,0.0002388117,0.00008731119,0.00007952762,0.0001112058,0.0001047993,0.00964706],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003159015,"threshold_uncertainty_score":0.01056796,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01428662995190978,"score_gpt":0.2223284727625678,"score_spread":0.208041842810658,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}