{"id":"W2113182920","doi":"10.1109/tvlsi.2008.2001427","title":"Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of British Columbia","funders":"","keywords":"Programmable logic device; Reconfigurability; Computer science; Simple programmable logic device; Programmable logic array; Debugging; Embedded system; Logic family; Logic synthesis; Macrocell array; Complex programmable logic device; Programmable Array Logic; System on a chip; Overhead (engineering); Erasable programmable logic device; Computer architecture; Logic gate","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007751349,0.0004557313,0.0005456059,0.0003628233,0.000632338,0.0006778836,0.0007133301,0.0002784626,0.00004762971],"category_scores_gemma":[0.0000150814,0.0003772794,0.000278182,0.0005763474,0.00003966933,0.0007990499,0.000003270443,0.00041272,0.0002217811],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003069996,"about_ca_system_score_gemma":0.00006455262,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001012159,"about_ca_topic_score_gemma":0.0002318298,"domain_scores_codex":[0.9967572,0.0002056407,0.0009325661,0.0008660195,0.0005722978,0.0006662562],"domain_scores_gemma":[0.9980628,0.0002169684,0.0003344264,0.0007909932,0.0004232294,0.0001715379],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00279265,0.01032608,0.00006702566,0.000649925,0.00115547,0.00005974489,0.01188224,0.3166723,0.06498928,0.3061726,0.04814598,0.2370866],"study_design_scores_gemma":[0.003323996,0.005728602,0.00004338322,0.001313643,0.00006971297,0.00007723445,0.001566646,0.8707611,0.09761398,0.002194148,0.01608538,0.001222207],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02339896,0.00007147459,0.9632962,0.0004059082,0.009249779,0.001804627,0.000076351,0.0004982061,0.001198451],"genre_scores_gemma":[0.9918377,0.00001661165,0.001775844,0.0006271303,0.0003511039,0.0003797989,0.00002479652,0.00002882645,0.004958227],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9684387,"threshold_uncertainty_score":0.9998679,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.03172584739497335,"score_gpt":0.2749877227999588,"score_spread":0.2432618754049854,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}