{"id":"W2118477157","doi":"10.1109/82.877142","title":"An analytical model for current, delay, and power analysis of submicron CMOS logic circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":65,"is_retracted":false,"has_abstract":true,"ca_institutions":"McGill University; University of Toronto","funders":"","keywords":"CMOS; Waveform; Inverter; Voltage; Electronic engineering; MOSFET; Propagation delay; Transistor; Spice; Electrical engineering; Power (physics); Semiconductor device modeling; Computer science; Engineering; Physics","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001892904,0.0003044356,0.0005661068,0.0004366071,0.0003273161,0.0003390193,0.00009758191,0.0001475904,0.00001436063],"category_scores_gemma":[0.000001604972,0.0002740818,0.0001115256,0.0005463636,0.0001327157,0.0009282323,0.000001224587,0.0001799868,8.638107e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000374257,"about_ca_system_score_gemma":0.00004029933,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001099923,"about_ca_topic_score_gemma":0.000009298208,"domain_scores_codex":[0.9984621,0.00001862394,0.0005105974,0.0004290205,0.0002186337,0.0003609859],"domain_scores_gemma":[0.999385,0.00006245096,0.00006650196,0.0001519933,0.0000981228,0.0002359255],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002808563,0.0001940047,0.0003391617,0.000554629,0.0004152421,0.000003305313,0.001041357,0.4829154,0.001762098,0.0001075581,0.00001369273,0.5126255],"study_design_scores_gemma":[0.0004656204,0.0002475947,0.0002221263,0.0001304102,0.0005114851,0.00002718407,0.0001047629,0.9976465,0.0001527825,0.00008777083,0.00006123882,0.0003425574],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4324106,0.001664032,0.5650014,0.000003078614,0.00004342317,0.0001912451,0.0001770248,0.00007990375,0.0004292436],"genre_scores_gemma":[0.9995856,0.0001869971,0.00001531511,0.00001310801,0.00002522834,0.00002696192,0.00001883089,0.00003441104,0.00009359778],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.567175,"threshold_uncertainty_score":0.9999712,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.02758765890880307,"score_gpt":0.2522416937849775,"score_spread":0.2246540348761744,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}