{"id":"W2122938731","doi":"10.1109/iscas.1999.777845","title":"A Low-Voltage High-Performance Differential Static Logic (LVDSL) family","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Waterloo","funders":"","keywords":"Logic level; Pull-up resistor; Pass transistor logic; Adder; Logic family; CMOS; Logic gate; Voltage; Digital signal processing; Electrical engineering; Low voltage; Computer science; Energy consumption; Low-power electronics; Electronic engineering; Energy (signal processing); Resistor–transistor logic; Power (physics); Engineering; Power consumption; Logic synthesis; Transistor; Physics","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001837501,0.000273836,0.0002156502,0.0005351844,0.0003996548,0.0005606966,0.0006674248,0.0002614327,0.003347441],"category_scores_gemma":[0.000330553,0.0001308295,0.0002872725,0.0003949177,0.0003503319,0.0008396512,0.0002864433,0.0003156993,0.000986784],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005039201,"about_ca_system_score_gemma":0.0004240199,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003391909,"about_ca_topic_score_gemma":0.0006671145,"domain_scores_codex":[0.9998639,0.00001761112,0.000009926423,0.00003012701,0.00006421293,0.00001422338],"domain_scores_gemma":[0.9998127,0.00004000595,0.00003439098,0.00002178432,0.00007241308,0.00001870933],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003240757,0.00007497516,0.003118219,0.0005408874,0.00006120864,0.0007074248,0.0002023187,0.007516836,0.3196683,0.04072587,0.01324017,0.6138198],"study_design_scores_gemma":[0.0001459197,0.001707403,0.003382361,0.0001525799,0.0002554503,0.007494106,0.0001395329,0.1132305,0.4253464,0.02209285,0.4259374,0.0001155677],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1865658,0.007162686,0.7548813,0.001187166,0.0003448731,0.0001957525,0.0009190096,0.005012228,0.04373138],"genre_scores_gemma":[0.7814166,0.003407041,0.184008,0.0008162921,0.0002062262,0.0001554524,0.001338114,0.0001752903,0.028477],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003347441,"threshold_uncertainty_score":0.01119828,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.008511729324981919,"score_gpt":0.1858932122796949,"score_spread":0.177381482954713,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}