{"id":"W2132796854","doi":"10.1109/iscas.2005.1465910","title":"Delay Modeling of CMOS/CPL Logic Circuits","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Pass transistor logic; Logic gate; Electronic circuit; Logic family; Integrated injection logic; Electronic engineering; Resistor–transistor logic; Computer science; Propagation delay; Logic optimization; AND-OR-Invert; Sequential logic; Transistor; Logic synthesis; Digital electronics; Electrical engineering; Engineering; Voltage","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001700448,0.0005214797,0.0002128675,0.0003895248,0.0002875356,0.0008781562,0.001090621,0.0006610627,0.002967893],"category_scores_gemma":[0.000741164,0.0002833526,0.0002516586,0.0004026454,0.000317441,0.0009064863,0.0002910616,0.0004375323,0.001328387],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001311533,"about_ca_system_score_gemma":0.0006253121,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.004654341,"about_ca_topic_score_gemma":0.002692671,"domain_scores_codex":[0.999882,0.00001644529,0.000005600007,0.00002353122,0.00005518907,0.00001727843],"domain_scores_gemma":[0.9998719,0.00004196524,0.00002755903,0.00001498776,0.00003575571,0.000007932793],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005464221,0.00001993305,0.0002760978,0.00007893355,0.000008133668,0.00009105849,0.00005915696,0.9142773,0.01343795,0.05607688,0.0009331204,0.01468689],"study_design_scores_gemma":[0.000003192867,0.00001183089,0.00003384669,0.000003802269,0.000002931038,0.00002319755,0.000003942763,0.9909767,0.00183408,0.004773553,0.002329959,0.000002964335],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05646549,0.001555286,0.8903425,0.0006949949,0.0001255045,0.0001100467,0.0009212342,0.001265692,0.04851914],"genre_scores_gemma":[0.898379,0.002009826,0.07337668,0.0002146159,0.00009615484,0.0001927975,0.0004522645,0.0002731449,0.02500557],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004654341,"threshold_uncertainty_score":0.009928584,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01827207804515635,"score_gpt":0.2073821319216564,"score_spread":0.1891100538765,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}