{"id":"W2133454386","doi":"10.1109/cicc.1994.379729","title":"Synthesizing optimal registerfile architectures for FPGA technology","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Computer science; Scheduling (production processes); Interconnection; Computer architecture; Embedded system; Programmable Array Logic; Architecture; Multiplexer; Simple programmable logic device; Parallel computing; Logic synthesis; Multiplexing; Logic gate; Engineering; Computer network; Algorithm; Telecommunications","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001815941,0.0004810966,0.0002593884,0.0003937679,0.0002075353,0.0004066444,0.0004888452,0.0002603656,0.002356498],"category_scores_gemma":[0.0005742479,0.0002393083,0.0004375978,0.0002913612,0.0002155697,0.0005111716,0.0002498433,0.0003700294,0.0003607111],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005402564,"about_ca_system_score_gemma":0.0005885908,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001322313,"about_ca_topic_score_gemma":0.003582571,"domain_scores_codex":[0.9998172,0.00004001593,0.000009855105,0.00002517444,0.0000733311,0.00003449441],"domain_scores_gemma":[0.9998111,0.0000934443,0.00002945197,0.00002949348,0.00003035652,0.000006182205],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006954421,0.00002603385,0.0004589865,0.0002047559,0.00002791831,0.0001221524,0.00008526506,0.8403367,0.04494032,0.02477821,0.001321296,0.08762892],"study_design_scores_gemma":[0.00002392602,0.0001418958,0.0002384592,0.00002803554,0.00002694209,0.00008465606,0.00004404351,0.9430585,0.0358799,0.007341839,0.01311681,0.00001506126],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1115577,0.000503118,0.8670073,0.0001320146,0.00004216724,0.00008400837,0.0001619946,0.00115106,0.01936065],"genre_scores_gemma":[0.5362858,0.0005524787,0.4578789,0.0000597434,0.00002217816,0.0001653205,0.0002688172,0.0003350905,0.004431614],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002356498,"threshold_uncertainty_score":0.007883251,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.0348100967602726,"score_gpt":0.25689624025574,"score_spread":0.2220861434954674,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}