{"id":"W2134518125","doi":"10.1109/tvlsi.2010.2050501","title":"Design-for-Debug Architecture for Distributed Embedded Logic Analysis","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Computer science; Background debug mode interface; Embedded system; TRACE (psycholinguistics); Observability; System on a chip; Chip; Computer hardware; Computer architecture; Architecture; Operating system","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008981259,0.0003498578,0.0005092028,0.0005351301,0.0007198839,0.0004611388,0.000691211,0.0002798592,0.00001994576],"category_scores_gemma":[0.00006678986,0.0002957866,0.0005508859,0.001347892,0.00005031495,0.0004346748,0.000002741472,0.0004934336,0.00002248597],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009089425,"about_ca_system_score_gemma":0.0001110293,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005575702,"about_ca_topic_score_gemma":0.0006717705,"domain_scores_codex":[0.9975199,0.0001815458,0.0006351463,0.0007439812,0.0003663787,0.0005531022],"domain_scores_gemma":[0.9976233,0.000726648,0.0002422714,0.000766612,0.0004544061,0.000186801],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006647334,0.001253373,0.0001295078,0.0002509886,0.001388693,0.00001282553,0.003693822,0.7843016,0.1101279,0.008308399,0.002120495,0.08834594],"study_design_scores_gemma":[0.0007902591,0.0002334778,0.00005057862,0.00006048025,0.0002878393,0.00002820665,0.0002552719,0.9758376,0.02024322,0.0008524762,0.0009278962,0.0004326265],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003611216,0.00002768925,0.9916416,0.0002821926,0.002231834,0.001144825,0.000494834,0.0004987884,0.00006696101],"genre_scores_gemma":[0.979796,0.000002563126,0.01873893,0.0001316789,0.0001873593,0.0006187738,0.0001233076,0.00002646943,0.0003749345],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9761848,"threshold_uncertainty_score":0.9999495,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.02511823025237966,"score_gpt":0.2641677874077797,"score_spread":0.2390495571554,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}