{"id":"W2138768308","doi":"10.1109/newcas.2005.1496752","title":"Effect of Statistical Clock Skew Variations on Chip Timing-Yield","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Toronto","funders":"","keywords":"Clock skew; Static timing analysis; Skew; Timing failure; Computer science; Process (computing); Logic gate; Process variation; Logic synthesis; Chip; Asynchronous circuit; Integrated circuit design; Electronic engineering; Electronic circuit; Synchronous circuit; Algorithm; Engineering; Clock signal; Embedded system; Electrical engineering","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001838372,0.0001352244,0.0001756936,0.00008938329,0.00003094688,0.00001329133,0.0001050956,0.00007022246,0.0009330983],"category_scores_gemma":[0.00007392674,0.000111157,0.00003436341,0.0001277063,0.00001781555,0.00009101613,0.00001194775,0.0001407291,0.0006400534],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004832854,"about_ca_system_score_gemma":0.00001015927,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009930847,"about_ca_topic_score_gemma":0.000006366362,"domain_scores_codex":[0.9992867,0.0000238021,0.0002039283,0.0001141222,0.0001644683,0.0002069456],"domain_scores_gemma":[0.999178,0.000509355,0.00001651686,0.000217216,0.00001416904,0.00006476977],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002425357,0.0003887861,0.00317269,0.001083508,0.0004621353,0.00002125981,0.001241582,0.368307,0.02912578,0.2364681,0.1399477,0.2195389],"study_design_scores_gemma":[0.00143932,0.001548387,0.008337219,0.0001257353,0.0001197197,0.000009493169,0.00000567437,0.6602108,0.3149075,0.0002166575,0.01244632,0.0006332326],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3192463,0.000090062,0.546382,0.0001866656,0.0006601658,0.0005544531,0.00004377337,0.0008606479,0.1319759],"genre_scores_gemma":[0.990174,0.000009923636,0.009215853,0.00004885467,0.0001270422,0.00001714222,0.000008199484,0.00002688783,0.0003721211],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.6709276,"threshold_uncertainty_score":0.9999802,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.008439406755933958,"score_gpt":0.2340136840366974,"score_spread":0.2255742772807634,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}