{"id":"W2154900953","doi":"10.1109/fpl.2005.1515739","title":"A verilog RTL synthesis tool for heterogeneous FPGAs","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Verilog; Computer science; Computer architecture; CAD; Routing (electronic design automation); Domain (mathematical analysis); Embedded system; Logic synthesis; Reconfigurable computing; Place and route; High-level synthesis; Architecture; Logic gate; Algorithm; Engineering; Engineering drawing","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003638247,0.0001401207,0.00018722,0.00008558593,0.00007575464,0.000135053,0.0008880495,0.00008210797,0.00004193814],"category_scores_gemma":[0.0000947137,0.0001220886,0.0001168287,0.0001248825,0.00001872327,0.0003452789,0.0001262585,0.00004403156,0.0001437021],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007767233,"about_ca_system_score_gemma":0.00003645644,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000012327,"about_ca_topic_score_gemma":0.00001194772,"domain_scores_codex":[0.9988325,0.00005386709,0.0002621509,0.0003699896,0.0001784668,0.0003029769],"domain_scores_gemma":[0.9987904,0.0002779567,0.00006487949,0.0007369352,0.00006919404,0.00006066079],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00003976023,0.0002539006,0.0001176553,0.0001174137,0.0001141434,0.00003434433,0.0007658853,0.0004144042,0.02970023,0.2396369,0.0919317,0.6368737],"study_design_scores_gemma":[0.0001868017,0.0001823473,0.00002707853,0.00003654618,0.00001031029,0.0001401064,0.000005048059,0.08536688,0.7961171,0.005246066,0.1122252,0.0004564107],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003442804,0.00007836067,0.9883623,0.0007691457,0.0001095683,0.0004871116,0.000002722597,0.001120869,0.005627164],"genre_scores_gemma":[0.5731421,0.00000352142,0.4250255,0.0005153341,0.0001109793,0.0002706123,2.595621e-7,0.00001195166,0.0009197718],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7664169,"threshold_uncertainty_score":0.4978627,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.0205025177535854,"score_gpt":0.2614962953013756,"score_spread":0.2409937775477902,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}