{"id":"W2154990096","doi":"10.1109/tvlsi.2002.1043336","title":"Compatible cell connections for multifamily dynamic logic gates","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"ca_institutions":"Carleton University","funders":"","keywords":"Logic gate; Pass transistor logic; Logic family; Computer science; Logic optimization; Dynamic logic (digital electronics); Sequential logic; AND-OR-Invert; Logic synthesis; Set (abstract data type); Digital electronics; Electronic engineering; Electronic circuit; Algorithm; Engineering; Electrical engineering; Transistor; Voltage","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002617159,0.000458143,0.00046944,0.0004913443,0.0005120135,0.0001845402,0.0002534675,0.0002952221,0.0002711515],"category_scores_gemma":[0.000006547406,0.0004395895,0.0002678545,0.0005640075,0.00005712171,0.0006200189,0.000001092923,0.0004544483,0.0008134131],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004277273,"about_ca_system_score_gemma":0.0000197941,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006511488,"about_ca_topic_score_gemma":0.0004163347,"domain_scores_codex":[0.9978082,0.00009206694,0.0007248527,0.0004517891,0.0003296084,0.0005934383],"domain_scores_gemma":[0.9987475,0.0002603096,0.000104956,0.0005079915,0.0002164091,0.000162853],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005284416,0.0007655643,0.00003403247,0.0004786639,0.0001656574,0.000004604198,0.001880549,0.9311482,0.05346322,0.0001935854,0.009269828,0.00254326],"study_design_scores_gemma":[0.001274597,0.0002314157,0.00003164797,0.0001605307,0.00007446258,0.0000184536,0.001177691,0.9478644,0.04380572,0.00001847127,0.004852173,0.0004904456],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05610828,0.0004683914,0.932744,0.00006654557,0.005762059,0.001372039,0.000517309,0.001115939,0.001845462],"genre_scores_gemma":[0.9938293,0.0002124178,0.00140709,0.00005926595,0.0001156285,0.0008447788,0.00006205644,0.000112008,0.003357477],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.937721,"threshold_uncertainty_score":0.9999646,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01649407453907798,"score_gpt":0.2170100173016759,"score_spread":0.2005159427625979,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}