{"id":"W2156912292","doi":"10.1109/asic.1995.580750","title":"High-level analog synthesis using signal flow graph transformations","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Waterloo","funders":"","keywords":"Signal-flow graph; Realizability; Computer science; Transfer function; Graph; High-level synthesis; Analog signal; SIGNAL (programming language); Control flow graph; Theoretical computer science; Algorithm; Topology (electrical circuits); Mathematics; Computer hardware; Programming language; Digital signal processing; Electrical engineering; Engineering","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00005860133,0.0001185085,0.0001283799,0.0001640111,0.00007112105,0.0000300181,0.00009450533,0.00007654127,0.001982433],"category_scores_gemma":[0.00000388296,0.0001108164,0.00007234063,0.0002222147,0.00001700421,0.0002214268,0.000003677822,0.0000856516,0.00005753083],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000291028,"about_ca_system_score_gemma":0.000002170432,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003535775,"about_ca_topic_score_gemma":0.000009744715,"domain_scores_codex":[0.9994432,0.00001168363,0.0001760216,0.00007995636,0.00009989115,0.0001892481],"domain_scores_gemma":[0.9997682,0.00003117092,0.000008776641,0.0001191032,0.00001811985,0.00005461847],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000004983485,0.0001749175,0.0001250932,0.0002374617,0.0003515267,0.00003059275,0.001229225,0.1742396,0.1587036,0.005757686,0.04191779,0.6172276],"study_design_scores_gemma":[0.00009035244,0.00001515048,0.0001376186,0.00002740052,0.0000412238,0.00001449859,0.00002679973,0.8528111,0.145061,0.001023296,0.0004733139,0.0002782534],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01012915,0.000121963,0.9747849,0.0000356617,0.0000562099,0.00009969489,0.0000375803,0.00101676,0.01371812],"genre_scores_gemma":[0.9177874,0.00009668,0.08193698,0.00003094706,0.00003687938,0.00001771131,0.000002894649,0.0000214055,0.00006912595],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9076582,"threshold_uncertainty_score":0.9989299,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.03921932070267154,"score_gpt":0.2018993032004975,"score_spread":0.162679982497826,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}