{"id":"W2164937564","doi":"10.1109/ccece.2005.1557272","title":"HDL2GDS: a fully automated ASIC digital design flow","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Alberta","funders":"CMC Microsystems","keywords":"Application-specific integrated circuit; Computer science; Design flow; Floorplan; Embedded system; Standard cell; Compiler; Verilog; Netlist; Computer hardware; Design layout record; Electronic design automation; Physical design; IC layout editor; Place and route; Routing (electronic design automation); Integrated circuit layout; Toolchain; Computer architecture; Integrated circuit; Field-programmable gate array; Circuit design; Software; Operating system; Engineering; Circuit extraction; Electrical engineering","routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":true,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001266067,0.0001135577,0.0001043963,0.00006959994,0.0001034442,0.0005320458,0.0004958787,0.00003766802,0.00001858086],"category_scores_gemma":[0.00004245444,0.00009642108,0.00004778478,0.0003871878,0.00002079032,0.0007127693,0.00008457174,0.00005816537,0.0003391714],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002272803,"about_ca_system_score_gemma":0.00006142894,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003641297,"about_ca_topic_score_gemma":0.000002650273,"domain_scores_codex":[0.9990345,0.00002283202,0.0001762195,0.0002818289,0.0001859127,0.0002986963],"domain_scores_gemma":[0.9994664,0.0001013126,0.00004012178,0.0002821829,0.00005142085,0.00005858012],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[4.846038e-7,0.000303436,0.004856956,0.00002159426,0.00002731614,0.000355342,0.0003108321,0.01582898,0.004336028,0.03287832,0.05889837,0.8821824],"study_design_scores_gemma":[0.0001611841,0.00003860443,0.002437293,0.00001319812,0.000001933156,0.00005878902,0.000005586433,0.991425,0.0007164378,0.004263218,0.0006956773,0.00018305],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.004252472,0.00003466729,0.9594948,0.0001682733,0.00009409137,0.00007011412,9.263916e-7,0.002790823,0.03309384],"genre_scores_gemma":[0.9620535,2.315778e-7,0.03655395,0.0001580077,0.0000803055,0.000004588512,0.000003326794,0.000007611486,0.001138429],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9755961,"threshold_uncertainty_score":0.513053,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01472766887967758,"score_gpt":0.2052271023438849,"score_spread":0.1904994334642073,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}