{"id":"W2164937564","doi":"10.1109/ccece.2005.1557272","title":"HDL2GDS: a fully automated ASIC digital design flow","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Alberta","funders":"CMC Microsystems","keywords":"Application-specific integrated circuit; Computer science; Design flow; Floorplan; Embedded system; Standard cell; Compiler; Verilog; Netlist; Computer hardware; Design layout record; Electronic design automation; Physical design; IC layout editor; Place and route; Routing (electronic design automation); Integrated circuit layout; Toolchain; Computer architecture; Integrated circuit; Field-programmable gate array; Circuit design; Software; Operating system; Engineering; Circuit extraction; Electrical engineering","routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":true,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008656989,0.0009485323,0.0003927782,0.001146525,0.0002701199,0.001182886,0.001257331,0.0003376552,0.02456643],"category_scores_gemma":[0.001718982,0.0005001167,0.0005153003,0.0004755632,0.0002999545,0.0006336974,0.0004895731,0.0006599032,0.006633118],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007479981,"about_ca_system_score_gemma":0.001750066,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002478587,"about_ca_topic_score_gemma":0.002489328,"domain_scores_codex":[0.9993646,0.0001357317,0.00004559307,0.00007691076,0.0002983386,0.00007892439],"domain_scores_gemma":[0.9991346,0.0002753912,0.00005459413,0.0001935305,0.0003136182,0.00002837194],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0007332043,0.0002233238,0.002139006,0.0008071435,0.0001364611,0.0005466007,0.0003893882,0.06554914,0.09437289,0.04329391,0.1591763,0.6326326],"study_design_scores_gemma":[0.00068133,0.0006180326,0.001736894,0.0001846103,0.000106943,0.001254937,0.00009423929,0.3708777,0.1552101,0.02262115,0.446496,0.0001181469],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01012552,0.0001762068,0.9113194,0.0001889171,0.0001138937,0.0005198873,0.003904666,0.05267073,0.02098089],"genre_scores_gemma":[0.1755885,0.0003177009,0.7795925,0.000641738,0.0001040086,0.001060028,0.01266751,0.007038927,0.02298911],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.02456643,"threshold_uncertainty_score":0.08218282,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01472766887967758,"score_gpt":0.2052271023438849,"score_spread":0.1904994334642073,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}