{"id":"W2168246371","doi":"10.1109/ccece.2006.277757","title":"Design and Characterization of a Digital Delay Locked Loop Synthesized from Black Box Standard Cells","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Delay-locked loop; Computer science; Inverter; CMOS; Clock signal; VHDL; Electronic engineering; SIGNAL (programming language); Schedule; Clock rate; Computer hardware; Embedded system; Phase-locked loop; Field-programmable gate array; Jitter; Electrical engineering; Engineering; Voltage; Telecommunications","routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003695079,0.0002755152,0.0002513466,0.0003694052,0.0001892789,0.0006816978,0.0006957229,0.0004201224,0.001632595],"category_scores_gemma":[0.001276236,0.0001253387,0.0001580837,0.0002098113,0.0002861057,0.0003681772,0.0001532618,0.0002193925,0.0004226734],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007237311,"about_ca_system_score_gemma":0.0005750884,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001076621,"about_ca_topic_score_gemma":0.0008195505,"domain_scores_codex":[0.9994633,0.00007843319,0.00003044256,0.0001188822,0.0002453312,0.00006357053],"domain_scores_gemma":[0.9988812,0.000307802,0.0002236172,0.0001391151,0.0003880854,0.00006020574],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005277754,0.000190487,0.003942173,0.0004664571,0.00006181766,0.0005655517,0.0004259892,0.06467412,0.8640317,0.006811204,0.001295586,0.05700709],"study_design_scores_gemma":[0.0001635187,0.002742719,0.002669623,0.00004184987,0.00006149591,0.0003573417,0.00007432239,0.2067477,0.7665533,0.0007950905,0.01975154,0.00004159875],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6855692,0.0005591378,0.2970869,0.0003420725,0.000171919,0.0005716332,0.0008504826,0.002733916,0.0121148],"genre_scores_gemma":[0.9588175,0.00009768531,0.0381102,0.00005654282,0.00001271734,0.00009325385,0.0001866726,0.00005483267,0.002570555],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001632595,"threshold_uncertainty_score":0.005461574,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.007682539482707139,"score_gpt":0.1898346198442838,"score_spread":0.1821520803615767,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}