{"id":"W2168296432","doi":"10.1109/tvlsi.2008.2011555","title":"FPGA Design for Timing Yield Under Process Variations","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Logic synthesis; Process (computing); Static timing analysis; Computer science; Reconfigurable computing; Yield (engineering); Logic gate; Circuit design; Integrated circuit design; Process variation; Programmable Array Logic; Embedded system; Electronic engineering; Logic family; Engineering; Algorithm","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005073615,0.0004159449,0.0003990539,0.0004445745,0.0004680169,0.0002280393,0.0002658885,0.0003247632,0.00008177182],"category_scores_gemma":[0.00001500633,0.0004021885,0.0001916067,0.0006097489,0.0000256291,0.000931156,5.086394e-7,0.0004191106,0.0001495693],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003485835,"about_ca_system_score_gemma":0.00009150177,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001603401,"about_ca_topic_score_gemma":0.00005855889,"domain_scores_codex":[0.9978411,0.00007801659,0.0006927095,0.0004209518,0.0004066414,0.0005606279],"domain_scores_gemma":[0.9987656,0.000278689,0.0001014382,0.000444728,0.0002576306,0.0001518827],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006721637,0.000224427,0.000002204341,0.0001119963,0.0000946213,0.00000153595,0.001316954,0.9809897,0.01106546,0.0003667655,0.002461526,0.003297609],"study_design_scores_gemma":[0.0008636242,0.0003311167,0.00004309596,0.000371285,0.0001201677,0.00002363494,0.0009581026,0.8804621,0.115132,0.000235442,0.0008730862,0.0005863158],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005230184,0.00009943092,0.987983,0.0001514808,0.003093653,0.001508346,0.0001545003,0.000943796,0.0008355561],"genre_scores_gemma":[0.9946669,0.00003493936,0.003199508,0.0001305139,0.0002462598,0.0006571469,0.00003037041,0.0000823837,0.0009520074],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9894367,"threshold_uncertainty_score":0.999843,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.02933800715923497,"score_gpt":0.2501260966234816,"score_spread":0.2207880894642466,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}