{"id":"W2168296432","doi":"10.1109/tvlsi.2008.2011555","title":"FPGA Design for Timing Yield Under Process Variations","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Logic synthesis; Process (computing); Static timing analysis; Computer science; Reconfigurable computing; Yield (engineering); Logic gate; Circuit design; Integrated circuit design; Process variation; Programmable Array Logic; Embedded system; Electronic engineering; Logic family; Engineering; Algorithm","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002398076,0.0004285892,0.0002565247,0.0004380195,0.000294886,0.0004548033,0.0004320545,0.0002425136,0.002130495],"category_scores_gemma":[0.0007004167,0.0001668447,0.0002416822,0.0003484757,0.0001211993,0.0002655013,0.0001881706,0.0002812304,0.0005048504],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004534432,"about_ca_system_score_gemma":0.0006040616,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00104753,"about_ca_topic_score_gemma":0.001682018,"domain_scores_codex":[0.9996707,0.00005533071,0.0000185949,0.0000565101,0.0001477327,0.0000510646],"domain_scores_gemma":[0.9996998,0.00006431185,0.00007293647,0.00004329503,0.0001091818,0.00001053907],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003604063,0.0000776228,0.003042211,0.0002974519,0.00009520417,0.0005611663,0.0001309353,0.1952297,0.401474,0.01775028,0.00470756,0.3762735],"study_design_scores_gemma":[0.00008941923,0.001097973,0.005027252,0.00006728721,0.0001636573,0.001432756,0.00004010939,0.6486568,0.3010802,0.00272122,0.03957142,0.00005185845],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1084366,0.001392096,0.8714237,0.0002216284,0.0001461165,0.0001369405,0.0001262229,0.002805667,0.01531104],"genre_scores_gemma":[0.7799808,0.000624917,0.2123083,0.0001172841,0.00007475292,0.0001285688,0.0001676069,0.0001535573,0.0064442],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002130495,"threshold_uncertainty_score":0.007127285,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.02933800715923497,"score_gpt":0.2501260966234816,"score_spread":0.2207880894642466,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}