{"id":"W2387034794","doi":"","title":"Analysis and Avoidance of the Risk in FPGA Design with Verilog HDL","year":2005,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"ca_institutions":"","funders":"","keywords":"Verilog; Computer science; Field-programmable gate array; Combinational logic; Electronic circuit; Sequential logic; Logic gate; Embedded system; Computer engineering; Computer architecture; Electronic engineering; Algorithm; Electrical engineering; Engineering","routes":{"ca_aff":false,"ca_fund":false,"ca_venue":true,"about_ca":false,"invisible_to_affiliation_only":true},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00128043,0.0004274656,0.0002608991,0.0008212336,0.0002811634,0.0008766735,0.0005393678,0.000353371,0.001823995],"category_scores_gemma":[0.005983449,0.0003279324,0.0004809521,0.0003233465,0.0004605965,0.001221967,0.0004329632,0.0006832008,0.0002058674],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003704381,"about_ca_system_score_gemma":0.0006888161,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006050129,"about_ca_topic_score_gemma":0.0005165452,"domain_scores_codex":[0.9982564,0.0004840129,0.0001122483,0.0001394115,0.0008686729,0.0001392537],"domain_scores_gemma":[0.9968599,0.001947599,0.0003566989,0.0004840785,0.0003252591,0.00002642055],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.001387681,0.0001400164,0.01273314,0.0008451156,0.0002517262,0.002361081,0.0008415435,0.2878328,0.09508074,0.1419266,0.002108644,0.454491],"study_design_scores_gemma":[0.0001486208,0.0006760655,0.002601648,0.0001787276,0.0003173131,0.002448608,0.0001182479,0.7907217,0.1423351,0.05113446,0.009240901,0.00007865848],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.07536535,0.0005615994,0.9191388,0.0001962161,0.00003883284,0.0000467241,0.00005149915,0.001269073,0.003331815],"genre_scores_gemma":[0.8490114,0.0004574884,0.1487547,0.00006755494,0.00003687056,0.0000498989,0.00007115714,0.0001226128,0.001428366],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.001823995,"threshold_uncertainty_score":0.006771624,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.00813544226279205,"score_gpt":0.2053733670617083,"score_spread":0.1972379247989162,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}