{"id":"W2604877941","doi":"10.1145/3024063","title":"Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Verilog; Computer science; FPGA prototype; Bitstream; Embedded system; Routing (electronic design automation); Application-specific integrated circuit; Standard cell; Reconfigurable computing; Computer architecture; Computer hardware; Integrated circuit; Algorithm; Operating system","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004159132,0.0005450628,0.0001890841,0.0003077906,0.0002019002,0.0005314266,0.0006353517,0.0002878559,0.005404475],"category_scores_gemma":[0.00105597,0.0002042567,0.0003407445,0.0001583951,0.0002661516,0.0004638541,0.0002262529,0.0003919474,0.0009287497],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005240841,"about_ca_system_score_gemma":0.0007829902,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001229314,"about_ca_topic_score_gemma":0.0026072,"domain_scores_codex":[0.9997392,0.00005448129,0.00001901242,0.00002997447,0.0001210135,0.00003626334],"domain_scores_gemma":[0.9995067,0.0002177272,0.00005362713,0.0001200016,0.00009218403,0.000009759391],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002888936,0.0001767671,0.002319852,0.001098041,0.00007943465,0.0007909512,0.0002139785,0.4892213,0.1902931,0.08004429,0.007360955,0.2281125],"study_design_scores_gemma":[0.0001106685,0.0003780257,0.000695051,0.00009439111,0.0000634261,0.0005339351,0.00005676561,0.7021033,0.2315527,0.01465809,0.04972442,0.00002933415],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06632529,0.0002512957,0.9098508,0.0001126999,0.00008981638,0.0002681788,0.0007045625,0.006722482,0.01567487],"genre_scores_gemma":[0.4998716,0.0004102862,0.4923053,0.0001383816,0.0000210882,0.0002890908,0.0009504462,0.0008074482,0.005206401],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.005404475,"threshold_uncertainty_score":0.01807976,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01299582105880169,"score_gpt":0.2181481605730295,"score_spread":0.2051523395142278,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}