{"id":"W2604877941","doi":"10.1145/3024063","title":"Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Verilog; Computer science; FPGA prototype; Bitstream; Embedded system; Routing (electronic design automation); Application-specific integrated circuit; Standard cell; Reconfigurable computing; Computer architecture; Computer hardware; Integrated circuit; Algorithm; Operating system","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0004660227,0.0002803947,0.0004205105,0.0002579189,0.001319666,0.0002520948,0.0008438416,0.0004360487,0.00006209963],"category_scores_gemma":[0.0000640412,0.0002301604,0.00006230949,0.0002228851,0.0001480102,0.0002079936,0.00000949616,0.0005783578,0.00006679018],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008200329,"about_ca_system_score_gemma":0.00002254857,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001335363,"about_ca_topic_score_gemma":0.00002507061,"domain_scores_codex":[0.9986439,0.00004017791,0.0003354769,0.0003422233,0.0001439237,0.0004942726],"domain_scores_gemma":[0.9982691,0.0001319728,0.00008731586,0.001360145,0.00006064719,0.00009085032],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002039418,0.0002658464,0.001507604,0.001193807,0.0009517697,0.00008096112,0.001110583,0.04537334,0.1586758,0.002427874,0.07290586,0.7153026],"study_design_scores_gemma":[0.0007134262,0.0004428755,0.00004130292,0.0003692809,0.0001284621,0.000117227,0.001675251,0.02724003,0.8335628,0.001887046,0.1328656,0.0009566975],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04988641,0.006110908,0.9019556,0.002552373,0.002057085,0.001859215,0.0005066679,0.003781177,0.03129055],"genre_scores_gemma":[0.9955742,0.0005885174,0.001153996,0.00004088245,0.00002851139,0.0002752437,0.000003158169,0.00005315799,0.002282342],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9456878,"threshold_uncertainty_score":0.9999805,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.01299582105880169,"score_gpt":0.2181481605730295,"score_spread":0.2051523395142278,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}