{"id":"W2611347473","doi":"10.1109/rsp.2014.6966904","title":"System-on-chip processor using different FPGA architectures in the VTR CAD flow","year":2014,"lang":"en","type":"preprint","venue":"","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Field-programmable gate array; Adder; Verilog; Computer science; Embedded system; Block (permutation group theory); Routing (electronic design automation); Design flow; Computer architecture; Computer hardware; FPGA prototype; Electronic design automation; Logic synthesis; Logic gate","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006226855,0.0005578041,0.0002526611,0.0003897251,0.0001900526,0.0007538624,0.0005718431,0.0003472577,0.01097143],"category_scores_gemma":[0.001318013,0.0002068885,0.0002033921,0.0003946311,0.000250403,0.0005935763,0.0003082708,0.0004565084,0.001563024],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000364621,"about_ca_system_score_gemma":0.0004756253,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006397049,"about_ca_topic_score_gemma":0.001119117,"domain_scores_codex":[0.9994747,0.0001487082,0.000036249,0.00008081758,0.0001957022,0.00006378008],"domain_scores_gemma":[0.9994615,0.0002494286,0.00003712006,0.0001499525,0.00008793405,0.00001406474],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0008265011,0.0002843894,0.002301475,0.0008224126,0.00007150469,0.0007880229,0.0003436579,0.1012956,0.2231934,0.0392531,0.008947946,0.621872],"study_design_scores_gemma":[0.0003898123,0.002599377,0.005185887,0.0002535386,0.0001146359,0.00172424,0.0001883368,0.342219,0.455844,0.01712991,0.1742274,0.0001239383],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1558208,0.0006679047,0.7938278,0.000246382,0.0001512359,0.0007093636,0.00056607,0.01039221,0.03761815],"genre_scores_gemma":[0.551411,0.0004807815,0.4319603,0.0002356296,0.00001736331,0.0003645204,0.0007286573,0.0007407272,0.01406111],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01097143,"threshold_uncertainty_score":0.03670305,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.02149867666359571,"score_gpt":0.2413968600211607,"score_spread":0.219898183357565,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}