{"id":"W2611347473","doi":"10.1109/rsp.2014.6966904","title":"System-on-chip processor using different FPGA architectures in the VTR CAD flow","year":2014,"lang":"en","type":"preprint","venue":"","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Field-programmable gate array; Adder; Verilog; Computer science; Embedded system; Block (permutation group theory); Routing (electronic design automation); Design flow; Computer architecture; Computer hardware; FPGA prototype; Electronic design automation; Logic synthesis; Logic gate","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003285825,0.0004836922,0.0005077275,0.0002618709,0.00005414436,0.000135002,0.0006745753,0.0003733302,0.00001451373],"category_scores_gemma":[0.00002546166,0.0002921408,0.0001454976,0.00009340862,0.00002883484,0.00001346241,0.0001398624,0.001114723,0.0000107077],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001649358,"about_ca_system_score_gemma":0.00002259886,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001005411,"about_ca_topic_score_gemma":0.00007510014,"domain_scores_codex":[0.9984063,0.0001334996,0.0003959195,0.0003722758,0.0003227253,0.000369297],"domain_scores_gemma":[0.9990278,0.000131228,0.00006183416,0.0007006234,0.00002425438,0.00005418548],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003244877,0.0001259881,0.0004772291,0.009864048,0.0001805168,0.00005468361,0.003295077,0.9491842,0.002804276,0.001458518,0.002359783,0.0301632],"study_design_scores_gemma":[0.0002771154,0.00007421152,0.001392694,0.002466432,0.00007335124,0.00004858575,0.0001731144,0.9656958,0.02462127,0.003835283,0.0003170091,0.001025147],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5904331,0.0005878299,0.3792236,0.00009466224,0.0008000301,0.002002097,0.00004361889,0.002556223,0.0242588],"genre_scores_gemma":[0.9967638,0.000017665,0.002375433,0.00009508382,0.0003472118,0.000267536,0.00001564293,0.00007889682,0.00003867954],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4063307,"threshold_uncertainty_score":0.9999531,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.02149867666359571,"score_gpt":0.2413968600211607,"score_spread":0.219898183357565,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}