{"id":"W4237726985","doi":"10.32920/ryerson.14644518","title":"Area-delay driven library-free synthesis","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"NMOS logic; Netlist; Computer science; Standard cell; Delay calculation; Compiler; Logic synthesis; PMOS logic; Reduction (mathematics); Logic gate; Computer engineering; Domino logic; Transistor; Computer hardware; Algorithm; Propagation delay; Integrated circuit; Logic family; Electrical engineering; Mathematics; Engineering; Voltage; Computer network","routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false,"invisible_to_affiliation_only":false},"retraction":null,"screen":null,"direct_labels":[],"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003639756,0.0005194311,0.0003942842,0.0006595586,0.0003937437,0.001128238,0.001074808,0.0003937799,0.00709399],"category_scores_gemma":[0.0007732755,0.0003390168,0.0007271788,0.0005762148,0.0003490011,0.0006253651,0.0006250988,0.0006043161,0.002783559],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008625211,"about_ca_system_score_gemma":0.001222998,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001210714,"about_ca_topic_score_gemma":0.002665974,"domain_scores_codex":[0.9995074,0.00007048882,0.00002347259,0.00007290512,0.0002433452,0.00008239508],"domain_scores_gemma":[0.9995623,0.0001344301,0.0000386703,0.00009984655,0.0001499715,0.00001463114],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0002327649,0.0001617625,0.0007366051,0.0004954195,0.00007464919,0.0002657986,0.0001500876,0.3631221,0.2022756,0.07892082,0.01167055,0.3418938],"study_design_scores_gemma":[0.0000778797,0.0001999686,0.0003499115,0.00004286099,0.00004722161,0.0002338673,0.00003887131,0.8347573,0.1099446,0.02287281,0.03140614,0.00002858225],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01619898,0.0002190457,0.9598438,0.00009674022,0.00004935948,0.00009617549,0.00029621,0.004047947,0.01915178],"genre_scores_gemma":[0.258632,0.0004438688,0.7197043,0.000201939,0.00004197228,0.000337385,0.001115715,0.0008311187,0.01869177],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.00709399,"threshold_uncertainty_score":0.02373177,"prediction_status":"machine_predicted_unvalidated"},"machine_scores":{"provisional":true,"baseline":true,"maturity_gate_passed":false,"score_opus":0.0104384586037435,"score_gpt":0.1777106308736313,"score_spread":0.1672721722698878,"validation_status":"score_only:v0-immature-baseline","note":"Baseline scores from an immature model (maturity gate not passed). Scores rank; they never assert a category."}}