MétaCan
Menu
Back to cohort
Record W4407641131 · doi:10.4071/001c.129736

Fan-Out Embedded Bridge with TSV (FO-EB-T) Package Solution for Enhancing HPC Application

2025· article· en· W4407641131 on OpenAlex

Why this work is in the frame

A frame that forgets how it found something cannot be audited. These are the routes that admitted this work.

affAt least one author lists a Canadian institution in the pinned OpenAlex snapshot.

Bibliographic record

VenueIMAPSource Proceedings · 2025
Typearticle
Languageen
FieldEngineering
Topic3D IC and TSV technologies
Canadian institutionsMD Precision (Canada)
Fundersnot available
KeywordsBridge (graph theory)Computer sciencePackage on packageParallel computingMaterials scienceOperating systemComputational scienceComposite materialLayer (electronics)

Abstract

fetched live from OpenAlex

No one can deny we are definitely in Artificial Intelligence (AI) generation as it’s now immersing in all the necessities of our daily life, which effect and become every single part of our behavior. By accelerating the development of leading-edge assembly package combine with new generation high-bandwidth memory (HBM) that the speed can be even increased to 8Gbps, a much higher efficient AI chip can be achieved in enhancing the high-performance computing (HPC) application. Assembly of Fan-Out Embedded Bridge (FO-EB) chiplet package adopts organic interposer with embedding bridge die which can be aggressively replaced by silicon bridge die with through-silicon-via (TSV) technology to be named as FO-EB-T. This 3D packaging removes the silicon interposer with the benefit of cost effectiveness and directly connects chips with different functions in the form of TSV. The high performance accommodates reducing package height, enhancing design flexibility, shortening the chip transmission path to reinforce chip operation speed. Besides, in order to effectively integrate different functions and process chips to meet the needs of high computing power, low latency, and low power consumption for Server AI computing, Self-driving cars, Networking etc., not only to breakthrough in packaging technology, but the methods of connecting chips and even the material used to connect will be the focus of technology development. In this paper, the selectivity study in terms of the interface connection is covered in pathfinding. The workability with integrated passive device (IPD) added was evaluated to verify the electrical voltage stabilization for package of FO-EB with TSV. Also, the module bonding on substrate method requirement for large Chip Module (CM) was studied as well.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Bench or experimental · Consensus signal: Bench or experimental
GenreCandidate signal: Empirical · Consensus signal: none
Teacher disagreement score0.815
Threshold uncertainty score0.855

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.000
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.007
GPT teacher head0.226
Teacher spread0.219 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it