MétaCan
Menu
Retour à la cohorte
Enregistrement W2067265533 · doi:10.1080/02564602.2014.892760

Designing Home Security and Monitoring System Based on Field Programmable Gate Array*

2014· article· en· W2067265533 sur OpenAlex

Pourquoi ce travail est dans la base

Une base qui oublie comment elle a trouvé un travail ne peut pas être vérifiée. Voici les voies qui ont admis celui-ci.

affAu moins un auteur déclare une institution canadienne dans l'instantané OpenAlex épinglé.
aboutLe titre ou le résumé porte un signal canadien du lexique géographique.

Notice bibliographique

RevueIETE Technical Review · 2014
Typearticle
Langueen
DomaineEngineering
ThématiqueIoT-based Smart Home Systems
Établissements canadiensUniversity of Ottawa
Organismes subventionnairesnon disponible
Mots-clésComputer scienceGate arrayField-programmable gate arrayField (mathematics)Embedded systemElectrical engineeringSecurity systemComputer hardwareTelecommunicationsComputer securityEngineering

Résumé

récupéré en direct d'OpenAlex

ABSTRACTIn the conventional design of home security systems, only the property is typically monitored, without taking into consideration the physical control aspects of the house itself. Besides, the term security is not strictly well defined in view of the fact that there is usually a time delay between the alarm system going on and actual arrival of the security personnel. This paper presents the development of a home security and monitoring system that is suitable where the traditional security systems that are mostly concerned about curbing burglary, gathering evidence against trespassing and so on fail. The design and implementation details of this new home control and security system which is based on field programmable gate array has been discussed in the subject paper. The user here can interact directly with the system through a web-based interface over the Internet, while home appliances like air conditioners, lights, door locks, and gates are controlled remotely through a user-friendly web page. An additional feature that enhances the security aspect of the system is its capability to monitor entry points such as doors and windows so that in the event of any breach, an alerting email message could be sent to the home owner instantly.Keywords: Alarm systemEmail/short message service (SMS) messagesField programmable gate array (FPGA)Motion sensorsWeb-based interface ACKNOWLEDGEMENTSThis research was supported in part by the Department of Computer Science, College of Arts and Sciences, Troy University, Montgomery, AL 36103, USA.Additional informationNotes on contributorsMansour H. AssafMansour H. Assaf joined the University of the South Pacific (USP) in 2010. Prior to that, he was an associate professor at the Center for Information and Communications Technology, University of Trinidad and Tobago, Trinidad, West Indies. Before that, he served as a research scholar and lecturer at the School of Information Technology and Engineering (SITE) of the University of Ottawa, Ottawa, ON, Canada. He received his PhD in electrical and computer engineering from the University of Ottawa where he also received his MASc degree in electrical engineering and BASc degree in telecommunications. He also holds a BSc degree in applied physics from the Lebanese University, Lebanon. His research interests are in the areas of computer architecture, mixed-signal analysis, hardware/software co-design and test, fault-tolerant computing, distributed detection in sensor networks, and RFID technologies. Dr Assaf is a Senior Member of the IEEE and of the ACM. He is the co-recipient of the IEEE's Donald G. Fink Prize Paper Award in 2003. Display full sizeE-mail: massaf@alumni.uottawa.caRonald MootooRonald S. Mootoo received the BSc degree in information, computing and telecommunications engineering from the University of Trinidad and Tobago, O'meara, Arima, Trinidad, West Indies in 2009. He served at Jokhan General Contractors Limited, San Francique, Trinidad from 2007 to 2011, first as a project control technician and later as a project engineer and at Lead Contracts and Procurement (Trinidad) – TECHINT Engineering and Construction, Buenos Aires, Argentina from May 2011 until July 2012 on various projects. He currently works as contracts and procurement engineer at Niko Resources Limited at their Trinidad branch in Port of Spain, Trinidad. His hobbies include cricket, badminton, football (soccer), drama and scouting. Display full sizeE-mail: ronald.mootoo@gmail.comSunil R. DasSunil R. Das received the BSc degree (with honors) in physics and the MSc (Tech) and PhD degrees in radiophysics and electronics from the University of Calcutta, Calcutta, India. He previously held academic and research positions with the Department of Electrical Engineering and Computer Sciences, Computer Science Division, University of California, Berkeley; Center for Reliable Computing, Computer Systems Laboratory, Department of Electrical Engineering, Stanford University, Stanford, CA (on sabbatical leave); Institute of Computer Engineering, National Chiao Tung University, Hsinchu, Taiwan, ROC and Center of Advanced Study, Institute of Radiophysics and Electronics, University of Calcutta. He is currently an Emeritus Professor of electrical and computer engineering with the School of Information Technology and Engineering, Faculty of Engineering, University of Ottawa, Ottawa, ON, Canada and is also a Professor of computer science with the Department of Computer Science, College of Arts and Sciences, Troy University, Montgomery, AL, USA. He has published numerous papers in the areas of switching and automata theory, digital logic design, threshold logic, fault-tolerant computing, built-in self-test with emphasis on embedded cores-based system-on-chip, microprogramming and microarchitecture, microcode optimization, applied theory of graphs and combinatorics. Dr Das has served on the technical program committees and organizing committees of many IEEE and non-IEEE international conferences, symposia, and workshops and has acted as session organizer, session chair and panelist. He also served in the editorial boards of many IEEE and non-IEEE publications. He is the recipient of the IEEE Computer Society's highly esteemed Technical Achievement Award, co-recipient of the IEEE's Donald G. Fink Prize Paper Award, recipient of the C. V. Ramamoorthy Distinguished Scholar Award of the Society for Design and Process Science (SDPS) and of Troy University's Wallace D. Malone Distinguished Faculty Award, among others. He is listed in the Marquis Who's Who in America, Who's Who in the World and Who's Who in Science and Engineering. Dr Das is a Life Fellow of the IEEE, a Life Member and Distinguished Scientist of the ACM, an Emeritus Fellow of the CAE, a Fellow of the EIC and of the SDPS (USA). He is the founding editor-in-chief of the International Journal of Computers, Information Technology and Engineering (IJCITAE) published by the Serials Publications, Delhi, India (first issue was in June 2007). Display full sizeE-mail: sdas@troy.eduEmil M. PetriuEmil M. Petriu is a Professor and university research chair in the School of Electrical Engineering and Computer Science at the University of Ottawa, Ottawa, ON, Canada. His research interests include system-on-chip (SOC) design, biology-inspired robot sensing and soft computing. During his career he has published more than 300 technical papers, authored two books, edited two other books and received two patents. He is a Fellow of the IEEE, the Canadian Academy of Engineering and of the Engineering Institute of Canada. He is the co-recipient of the 2003 IEEE's prestigious Donald G. Fink Prize Paper Award. He also received the 2003 IEEE Instrumentation and Measurement Society Technical Award and 2009 IEEE Instrumentation and Measurement Society Distinguished Service Award. Display full sizeE-mail: petriu@site.uottawa.caVoicu GrozaVoicu Groza received his Dipl. Eng. degree in computer engineering and D. Eng. degree in electrical engineering from the Polytechnic Institute of Timisoara, Timisoara, Romania. He joined the University of Ottawa, Ottawa, ON, Canada in 1996 where he is currently a Professor at the School of Electrical Engineering and Computer Science. Prior to this, he was a Professor with the Polytechnic University of Timisoara, Romania. His research interests include biomedical measurements, high speed data acquisition systems and reconfigurable computers. During his career, he has published more than 250 technical papers, authored two books and received two patents. Dr Groza has held leadership roles on the organization and technical programme committees of numerous international conferences, while volunteering both at the IEEE Ottawa Chapter and at the worldwide society administration level. He is a Fellow of the IEEE and of the Engineering Institute of Canada. Display full sizeE-mail: groza@site.uottawa.caSatyendra N. BiswasSatyendra N. Biswas received the BSc degree in electrical and electronic engineering from the Bangladesh University of Engineering and Technology, Dhaka, Bangladesh in 1991. He also received his MSc and PhD degrees in electrical and electronic engineering from the Yamaguchi University, Yamaguchi, Japan in 1996 and 1999, respectively. Dr Biswas was an R&D engineer with the General Cybernetics, Inc., Toronto, ON, Canada. From 2003 to 2005, he was a Research Assistant at the University of Ottawa, Ottawa, ON, Canada. He was an Assistant Professor of electrical engineering and technology at the Georgia Southern University, USA from 2005 to 2009. Dr Biswas served as an associate professor at the Norfolk State University, VA, USA from 2009 to 2010. He is currently a Professor at the Kaziranga University, Jorhat, Assam, India. Dr Biswas has published many papers in journals and refereed conference proceedings. His current research interests include very large scale integration (VLSI) circuit design and testing, data compression in built-in self-testing, dynamic image/video processing and reconfigurable computing. Dr Biswas is a registered professional engineer (PEng) and a member of the IEEE and of the Institute of Electronics, Information and Communication Engineers (IEICE). Display full sizeE-mail: sbiswas@linuxmail.org

Récupéré en direct depuis OpenAlex et désinversé. Les résumés ne sont pas conservés dans cette base de données : les index inversés représentent 8,6 Go des 9,3 Go de texte de la base, et le serveur dispose de 13 Go libres.

Prédiction distillée sur la base complète

Imitation des enseignants

Ni prévalence calibrée, ni vérité terrain. Validation humaine à venir. Apprise à partir de 10 348 étiquettes directes de Codex et de 10 348 étiquettes directes de Gemma. Le mode candidate est l'union des têtes enseignantes seuillées; le consensus est leur intersection. Ces sorties portent le statut machine_predicted_unvalidated et ne sont ni des étiquettes humaines ni des étiquettes directes de modèles de pointe.

score de la tête « metaresearch » (Codex)0,001
score de la tête « metaresearch » (Gemma)0,000
Version: codex-gemma-dda1882f352aStatut de validation: machine_predicted_unvalidated
Catégories candidatesaucune
Catégories consensuellesaucune
DomaineSignal candidat: aucune · Signal consensuel: aucune
Devis d'étudeSignal candidat: Revue systématique · Signal consensuel: aucune
GenreSignal candidat: Empirique · Signal consensuel: aucune
Score de désaccord entre enseignants0,949
Score d'incertitude au seuil0,955

Scores Codex et Gemma par catégorie

CatégorieCodexGemma
Métarecherche0,0010,000
Méta-épidémiologie (sens strict)0,0000,000
Méta-épidémiologie (sens large)0,0010,000
Bibliométrie0,0000,000
Études des sciences et des technologies0,0000,000
Communication savante0,0000,000
Science ouverte0,0000,000
Intégrité de la recherche0,0000,000
Charge utile insuffisante (le modèle a refusé de juger)0,0000,000

Scores machine (provisoires)

Les deux têtes enseignantes du modèle étudiant, lues sur ce travail. Un score ordonne la base pour la relecture; il n'affirme jamais une catégorie, et le statut de validation accompagne chaque rangée tel quel.

Scores de référence d'un modèle non mature (critères de maturité non atteints, 7 itérations). Un score ordonne; il n'affirme jamais une catégorie.

Tête enseignante Opus0,010
Tête enseignante GPT0,234
Écart entre enseignants0,224 · la distance entre les deux têtes enseignantes sur ce seul travail
Statut de validationscore_only:v0-immature-baseline · tel quel depuis la passe de notation : score_only signifie que le nombre peut ordonner les travaux, et qu'aucune étiquette de catégorie n'en découle