MétaCan
Menu
Back to cohort
Record W1826188091 · doi:10.1109/iscas.2006.1693099

A CMOS Integrated Linear Voltage-to-Pulse-Delay-Time Converter for Time Based Analog-to-Digital Converters

2006· article· en· W1826188091 on OpenAlex
H. Pekau, Adil Yousif, J.W. Haslett

Why this work is in the frame

A frame that forgets how it found something cannot be audited. These are the routes that admitted this work.

affAt least one author lists a Canadian institution in the pinned OpenAlex snapshot.

Bibliographic record

Venuenot available
Typearticle
Languageen
FieldEngineering
TopicAdvancements in PLL and VCO Technologies
Canadian institutionsUniversity of Calgary
Fundersnot available
KeywordsCMOSVoltageInverterConvertersIntegrating ADCElectronic engineeringComputer scienceTime-to-digital converterPulse-width modulationPower (physics)Electrical engineeringVoltage sourceEngineeringClock signalPhysicsNegative impedance converter

Abstract

fetched live from OpenAlex

A novel 0.13mum CMOS integrated linear voltage to pulse delay time converter (VTC) is proposed. The VTC architecture uses current starved inverters where the inverter delay versus input voltage characteristic is linearized by using several parallel current starving devices with different gate bias voltages and different amounts of source degeneration. The VTC operates at a clock frequency of up to 500 MHz. Input voltage signals of up to 2 GHz can be converted to pulse time delays by using several VTC's in parallel. Since the voltage to time conversion is essentially done with a single inverter stage no sample-and-hold is needed for the input voltage. The VTC can be used in combination with a time-to-digital converter (TDC) to build a simple high speed, low power, time based analog-to-digital converter (ADC) that consumes very little chip area

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesMeta-epidemiology (narrow), Insufficient payload (model declined to judge)
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: none
GenreCandidate signal: Methods · Consensus signal: none
Teacher disagreement score0.935
Threshold uncertainty score1.000

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.000
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0010.002

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.006
GPT teacher head0.210
Teacher spread0.204 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Quick stats

Citations75
Published2006
Admission routes1
Has abstractyes

Explore more

Same topicAdvancements in PLL and VCO TechnologiesFrench-language works237,207