MétaCan
Menu
Back to cohort
Record W1890393032 · doi:10.1109/newcas.2004.1359111

A fast adaptive heuristic for FPGA placement

2004· article· en· W1890393032 on OpenAlexaff
Peng Du, Gary Gréwal, Shawki Areibi, D.K. Banerji

Bibliographic record

VenueThe 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004. · 2004
Typearticle
Languageen
FieldEngineering
TopicVLSI and FPGA Design Techniques
Canadian institutionsUniversity of Guelph
Fundersnot available
KeywordsField-programmable gate arrayComputer scienceSimulated annealingHeuristicComputationRouting (electronic design automation)PlacementCompilerCompile timeParallel computingConvergence (economics)Embedded systemComputer engineeringAlgorithmPhysical designArtificial intelligenceCircuit design

Abstract

fetched live from OpenAlex

The time to compile current field programmable gate arrays (FPGAs) can easily take hours or even days to complete for large (8-million gate) chips, which may nullify the time-to-market advantage of FPGAs. This paper presents a novel adaptive placement heuristic that significantly reduces the amount of computation time required to achieve high-quality placements, compared with the state-of-the-art placement and routing tool, VPR. Like VPR, our algorithm is based on simulated annealing (SA). However, we include a special type of short-term memory that dramatically improves the convergence rate of the traditionally slow SA algorithm. Our experimental results show (on average) a 70% reduction in runtime while still achieving very high-quality placements.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.001
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesMeta-epidemiology (narrow)
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: none
GenreCandidate signal: Empirical · Consensus signal: none
Teacher disagreement score0.859
Threshold uncertainty score1.000

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0010.000
Meta-epidemiology (narrow)0.0010.000
Meta-epidemiology (broad)0.0010.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.000
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.033
GPT teacher head0.251
Teacher spread0.218 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one teacher head, not a consensus.

Study designSimulation or modeling
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations0
Published2004
Admission routes1
Has abstractyes

Explore more

Same venueThe 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.Same topicVLSI and FPGA Design TechniquesFrench-language works237,207