MétaCan
Menu
Back to cohort
Record W2170690076 · doi:10.1109/imtc.2007.379056

Promising Complex ASIC Design Verification Methodology

2007· article· en· W2170690076 on OpenAlexaff
Mansour H. Assaf, Sunil R. Das, Wael Hermas, W.B. Jone

Bibliographic record

Venuenot available
Typearticle
Languageen
FieldComputer Science
TopicVLSI and Analog Circuit Testing
Canadian institutionsUniversity of Ottawa
Fundersnot available
KeywordsApplication-specific integrated circuitComputer scienceFunctional verificationReuseProcess (computing)Formal verificationEmbedded systemIntegrated circuit designIntelligent verificationComputer architectureVerificationProperty (philosophy)Reliability engineeringProgramming languageEngineeringSoftwareSoftware construction

Abstract

fetched live from OpenAlex

This paper aims at developing a design verification environment for complex application-specific integrated circuits (ASICs), with particular emphasis on embedded systems incorporating intellectual property (IP) cores. There exist methods to ensure correct design for IP core-based systems, but a promising approach to realize this is through the use of coverage-driven functional verification (CDV) and reuse methodology (RM). The CDV approach is based on the ASIC functionalities, and the verification process is accomplished in the early stages of the design. The use of functional coverage minimizes the number of test cases and thus enhances the verification process. The deterministic testing together with CDV and RM is applied to verify designs in the paper. The Specman e-language is used as a verification tool in the process since it incorporates the capabilities of both CDV and RM.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame machine prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. The Gemma side is a direct model label for every work in the frame, read from the title-only record. The Codex side is a classifier learned from the 10,348 direct Codex labels and calibrated to design-weighted sample rates; fields without enough sample support carry no Codex call. Candidate is the union of the two sides; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels.

metaresearch head score (Codex)0.002
metaresearch head score (Gemma)0.002
Version: metacan-v3-hybrid-931329e0061cValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: none
GenreCandidate signal: Empirical · Consensus signal: none
Teacher disagreement score0.004
Threshold uncertainty score0.013

Distilled classifier scores by category (both heads)

CategoryCodexGemma
Metaresearch0.0020.002
Meta-epidemiology (narrow)0.0010.000
Meta-epidemiology (broad)0.0000.001
Bibliometrics0.0010.001
Science and technology studies0.0000.001
Scholarly communication0.0010.001
Open science0.0010.001
Research integrity0.0010.001
Insufficient payload (model declined to judge)0.0040.001

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.353
GPT teacher head0.360
Teacher spread0.007 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one source (direct Gemma or distilled Codex), not a consensus.

The models applied no category: nothing in the taxonomy fit this work.
Study designSimulation or modeling
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations6
Published2007
Admission routes1
Has abstractyes

Explore more

Same topicVLSI and Analog Circuit TestingFrench-language works237,207