MétaCan
Menu
Back to cohort
Record W2171182892 · doi:10.5555/824475.825863

DVS: an object-oriented framework for distributed Verilog simulation

2003· article· en· W2171182892 on OpenAlex

Why this work is in the frame

A frame that forgets how it found something cannot be audited. These are the routes that admitted this work.

affAt least one author lists a Canadian institution in the pinned OpenAlex snapshot.

Bibliographic record

Venuenot available
Typearticle
Languageen
FieldComputer Science
TopicEmbedded Systems Design Techniques
Canadian institutionsMcGill University
Fundersnot available
KeywordsComputer scienceVerilogCorrectnessLogic simulationBottleneckComputer architectureHardware description languageWorkstationProcessor designTime to marketEmbedded systemDistributed computingParallel computingField-programmable gate arrayLogic gateOperating systemProgramming language

Abstract

fetched live from OpenAlex

Abstract There is a wide-spread usage of hardware design lan-guages(HDL) to speed up the time-to-market for the design of modern digital systems. Verification engineers can sim-ulate hardware in order to verify its performance and correctness with help of an HDL. However, simulation can'tkeep pace with the growth in size and complexity of circuits and has become a bottleneck of the design process. Dis-tributed HDL simulation on a cluster of workstations has the potential to provide a cost-effective solution to this prob-lem. In this paper, we describe the design and implementa-tion of DVS, an object-oriented framework for distributed Verilog simulation. Verilog is an HDL which sees wide in-dustrial use. DVS is an outgrowth of Clustered Time Warp, originally developed for logic simulation. The design of theframework emphasizes simplicity and extensibility and aims to accommodate experiments involving partitioning and dy-namic load balancing. Preliminary results obtained by simulating a 16bit multiplier are presented. 1

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Theoretical or conceptual · Consensus signal: none
GenreCandidate signal: Methods · Consensus signal: none
Teacher disagreement score0.605
Threshold uncertainty score0.525

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.001
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.032
GPT teacher head0.325
Teacher spread0.293 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Quick stats

Citations34
Published2003
Admission routes1
Has abstractyes

Explore more

Same topicEmbedded Systems Design TechniquesFrench-language works237,207