MétaCan
Menu
Back to cohort
Record W2527396726 · doi:10.11159/icnfa16.124

PSPICE Analysis of CNFET Based Logic Circuits for Low Voltage Applications

2016· article· en· W2527396726 on OpenAlexvenueno aff
Chamindra Jayawickrama, Sunghyun Ji, Jin Woong Choi, AlaaDdin Al-Shidaifat, Van Ha Nguyen, Hanjung Song

Bibliographic record

VenueProceedings of the World Congress on New Technologies · 2016
Typearticle
Languageen
FieldEngineering
TopicLow-power high-performance VLSI design
Canadian institutionsnot available
FundersNational Research Foundation of KoreaNational Research Foundation
KeywordsComputer scienceLogic gateElectronic circuitElectronic engineeringVoltageSpiceResistor–transistor logicLogic familyElectrical engineeringLogic synthesisEngineering

Abstract

fetched live from OpenAlex

There are many technological limitations have been occurring with existing MOSFET technologies.In order to maximize the performances of silicon-based circuits, we have to achieved its physical limitations.Special characteristics of carbon nanotube (CNT) such as high on/off current ratio, high mobility of electrons, and their unique one dimensional band structure that suppresses back scattering and ballistic operation have made it as a potential replacement for silicon MOSFETs [1][2][3].Because of the I-V characteristics of CNTFETs are closely similar to silicon MOSFET, most of MOSbased circuits can be transformed to a CNTFET based design.In comparison with MOSFET carbon nanotubes field effect transistors (CNTFETs) have less space and more scalability and this feature made them suitable for displacing of this technology.These transistors use carbon nanotubes as their channel.Less power and high velocity of this transistor, have encouraged the digital circuit designers to use these transistors for their designs [2,4].Recently, the designers handle CNTEFTs in their designs, such as multiple valued reasonable circuits, accounted circuits, investors and other logic circuits.In past decades the binary logic is used in computational circuits.In recent decades MVL is considered as an alternative to the common binary logics.The use of CNTFET technology to directly transpose existing CMOS-based logic structures proved experimentally both with resistive-load gates and complementary logic.Specific CNTFET properties have also been used in multiple-valued logic.In this research, advantages of CNFET technology over the existing CMOS technology is presented.The SPICE circuit simulator has been used to simulate CNFET based logic circuits.The logic circuits of CNFETs and Hybrid are simulated using 32nm CNFET technology.For simulation CNFET-based logic circuits, the compact model is used.Circuits are compared by power consumption, propagation delay and power delay product (PDP).The proposed design is compared with MOSFET designs.The CNFETs are simulated in condition of 0.30v power supply.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame machine prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. The Gemma side is a direct model label for every work in the frame, read from the title-only record. The Codex side is a classifier learned from the 10,348 direct Codex labels and calibrated to design-weighted sample rates; fields without enough sample support carry no Codex call. Candidate is the union of the two sides; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.001
Version: metacan-v3-hybrid-931329e0061cValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: Simulation or modeling
GenreCandidate signal: Empirical · Consensus signal: none
Teacher disagreement score0.006
Threshold uncertainty score0.020

Distilled classifier scores by category (both heads)

CategoryCodexGemma
Metaresearch0.0000.001
Meta-epidemiology (narrow)0.0010.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.000
Open science0.0010.000
Research integrity0.0010.000
Insufficient payload (model declined to judge)0.0060.001

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.013
GPT teacher head0.228
Teacher spread0.215 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one source (direct Gemma or distilled Codex), not a consensus.

The models applied no category: nothing in the taxonomy fit this work.
Study designSimulation or modeling
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations0
Published2016
Admission routes1
Has abstractyes

Explore more

Same venueProceedings of the World Congress on New TechnologiesSame topicLow-power high-performance VLSI designFrench-language works237,207