MétaCan
Menu
Back to cohort

High-performance RISC-V processor with improved dispatch and commit schemes

2020· article· en· W3015018880 on OpenAlexaff
Jiongrui He, Seok‐Bum Ko

Bibliographic record

Venue2020 International Conference on Electronics, Information, and Communication (ICEIC) · 2020
Typearticle
Languageen
FieldComputer Science
TopicParallel Computing and Optimization Techniques
Canadian institutionsUniversity of Saskatchewan
Fundersnot available
KeywordsComputer scienceReduced instruction set computingCommitMicroarchitectureInstructions per cycleOut-of-order executionSuperscalarInstruction setParallel computingBranch predictorProcessor designThroughputScheme (mathematics)Multi-core processorSpeculative executionArchitectureEmbedded systemComputer architectureOperating systemCentral processing unit

Abstract

fetched live from OpenAlex

A 2-way superscalar RISC-V processor design with dynamic execution is demonstrated in this paper. The design employs the Gshare scheme for branch prediction and Tomasulo Algorithm for out-of-order execution. The core is capable of speculative execution with five checkpoints and machine-level privileged instructions. Data flow in dispatch and reorder stages is optimized to achieve higher instruction throughput. Different benchmarks of performance are compared with reference work. The design reaches an average improvement of 21.4% on instruction per cycle and improvement of 9.35% on prediction hit rate over the design with similar architecture.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: none
GenreCandidate signal: Empirical · Consensus signal: none
Teacher disagreement score0.970
Threshold uncertainty score0.718

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0010.002
Open science0.0010.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.012
GPT teacher head0.228
Teacher spread0.216 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one teacher head, not a consensus.

The models applied no category: nothing in the taxonomy fit this work.
Study designSimulation or modeling
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations3
Published2020
Admission routes1
Has abstractyes

Explore more

Same venue2020 International Conference on Electronics, Information, and Communication (ICEIC)Same topicParallel Computing and Optimization TechniquesFrench-language works237,207